

T-46-23-13

LH52256LL

CMOS 256K (32K × 8) Static RAM

FEATURES

- 32,768 × 8 bit organization
- Access time:
90 ns (MAX.)
- Low power consumption:
Operating: 385 mW (MAX.)
Standby: 220 μW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three state outputs
- Single +5 V power supply
- Packages:
28-pin, 600-mil DIP
28-pin, 450-mil SOP

DESCRIPTION

The LH52256LL is an ultra-low power CMOS-periphery static RAM organized as 32,768 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS





Figure 1. Pin Connections for DIP and SOP Packages

T-46-23-13



52256LL-2

Figure 2. LH52256LL Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₄	Address Inputs
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input

SIGNAL	PIN NAME
I/O ₁ - I/O ₈	Data Inputs and Outputs
V _{cc}	Power supply
GND	Ground

SHARP CORP

51E D ■ 8180798 0006186 426 ■ SRPJ

TRUTH TABLE

T-46-23-13

\overline{CE}	\overline{WE}	\overline{OE}	MODE	IO ₁ - IO ₈	SUPPLY CURRENT	NOTE
H	X	X	Deselect	High-Z	Standby (I _{SB})	1
L	H	L	Read	D _{OUT}	Operating (I _{CC})	
L	H	H	Output disable	High-Z	Operating (I _{CC})	
L	L	X	Write	D _{IN}	Operating (I _{CC})	1

NOTE:

1. X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
Input voltage	V _{IN}	-0.3 to +7.0	V	1
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2	3.5	V _{CC} + 0.3	V
	V _{IL}	-0.3		+0.8	V

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	I _{LI}	V _{CC} = 5.5 V _{IN} = 0 to V _{CC}			1	μA
Output leakage current	I _{LO}	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, V _{IO} = 0 to V _{CC}			1	μA
Operating current	I _{CC}	$\overline{CE} = V_{IL}$, Outputs open			70	mA
	I _{CC1}	V _{IH} = 3.5 V, V _{IL} = 0.6 V Outputs open			65	mA
	I _{CC2}	V _{IH} = 2.2 V, V _{IL} = 0.8 V Outputs open			70	mA
Standby current	I _{SB1}	$\overline{CE} = V_{IH}$			3	mA
	I _{SB}	$\overline{CE} \geq V_{CC} - 0.2$ V		2	40	μA
Output voltage	V _{OL}	I _{OL} = 2 mA			0.4	V
	V _{OH}	I _{OH} = -1.0 mA	2.4			V

T-46-23-13

AC CHARACTERISTICS

(1) READ CYCLE ($V_{CC} = 5 V \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}	90		ns	
Address access time	t _{AA}		90	ns	
Chip enable access time	t _{ACE}		90	ns	
Output enable access time	t _{OE}		50	ns	
Output hold from address change	t _{OH}	10		ns	
Chip enable Low to output in Low-Z	t _{LZ}	5		ns	1
Output enable Low to output in Low-Z	t _{OLZ}	5		ns	1
Chip disable to output in High-Z	t _{HZ}	0	40	ns	1
Output enable High to output in High-Z	t _{OHZ}	0	40	ns	1

(2) WRITE CYCLE ($V_{CC} = 5 V \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	t _{WC}	90		ns	
Chip enable to end of write	t _{CW}	55		ns	
Address valid to end of write	t _{AW}	80		ns	
Address setup time	t _{AS}	0		ns	
Write pulse width	t _{WP}	55		ns	
Write recovery time	t _{WR}	5		ns	
Data valid to end of write	t _{DW}	30		ns	
Data hold time	t _{DH}	0		ns	
Output active from end of write	t _{OW}	5		ns	1
Write Low to output in High-Z	t _{WZ}	0	40	ns	1
Output enable High to output in High-Z	t _{OHZ}	0	40	ns	1

NOTE:

- Active output to high-impedance and high-impedance to output active tests specified for a ± 500 mV transition from steady state levels into the test load. $C_{LOAD} = 5$ pF.

AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.6 to 2.4 V
Input rise/fall time	1.0 ns
Timing reference level	1.5 V
Output load conditions	1TTL gate, $C_L = 100$ pF (includes scope and jig capacitance)

DATA RETENTION CHARACTERISTICS (T_A = 0 to +70°C)

T-46-23-13

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention voltage	V _{CCDR}	$\overline{CE} \geq V_{CCDR} - 0.2 \text{ V}$	2.0			V
Data retention current	I _{CCDR}	$\overline{CE} \geq V_{CCDR} - 0.2 \text{ V}$, V _{CCDR} = 3.0 V			1 3 20	μA
Chip disable to data retention	t _{CDR}		0			ns
Recovery time	t _R		t _{RC} *			ns

* t_{RC} = Read cycle time

CAPACITANCE ¹ (T_A = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Input capacitance	C _{IN}	V _{IN} = 0 V		8	pF
Input/output capacitance	C _{I/O}	V _{I/O} = 0 V		10	pF

NOTE:

1. This parameter is sampled and not production tested.





Figure 3. Low Voltage Data Retention



NOTE: \overline{WE} = "HIGH"

Figure 4. Read Cycle

T-46-23-13




Figure 5. Write Cycle 1




Figure 6. Write Cycle 2

ORDERING INFORMATION

T-46-23-13

