

# LH5911/LH5912/LH5914

## 2K x 8 CMOS Dual Port RAM

### Preliminary Data Sheet

### Functional Description

The LH5911, LH5912 and LH5914 are dual port static RAMs that use true dual port memory cells to allow each port to independently access any location in memory. The LH5911 and LH5912 are "Master" devices which may be used alone in a single width configuration, or with one or more LH5914 "Slave" devices in wide word applications.


Each port provides a conventional byte wide interface to the system. Chip Enable ( $\bar{E}$ ), Write Enable ( $\bar{W}$ ), and Output Enable ( $\bar{G}$ ) inputs independently control the function of each port. Additionally, Busy ( $\bar{B}$ ) and Interrupt ( $\bar{INT}$ ) flags provide communication between the ports. An asserted  $\bar{B}$  output indicates that the internal arbitration logic has granted the opposite port access to the desired address. An asserted  $\bar{INT}$  flag indicates the opposite port has requested attention by writing to a specific location.  $\bar{B}$  and  $\bar{INT}$  are open drain outputs, allowing for wire or-ing of either function.  $\bar{B}$  is an output on Master type devices and an input on Slave type devices.

Power reduction circuitry has been designed into each port, controlled by  $\bar{E}$ . Battery backup is possible with data retention at voltages down to 2.0V in the Data Retention mode.


### Features

- Fast Access Times - 35/45/55 ns
- True Dual Port Memory Array
- Fully Asynchronous
- LH5911: Master
- LH5912: Master with  $\bar{INT}$
- LH5914: Slave
- Busy Output on Master
- Busy Input on Slave
- Data Retention Mode for Battery Backup
- 48-Pin DIP, 52-Pin DIP or 52-Pin PLCC
- $\bar{INT}$  Flag for Inter Port Communication (LH5912 Only)
- $\bar{E}$  Power Down
- "Transparent" Write
- TTL Compatible I/O


### Pinout Diagrams



52 Pin PLCC - Top View




48 Pin DIP - Top View



52 Pin DIP - Top View

Block Diagram



Pin Identification

BY signals are Outputs on Masters, Inputs on Slaves

A <sub>0</sub> -A <sub>10</sub> .....	Address Inputs
DQ <sub>0</sub> -DQ <sub>7</sub> .....	Data Inputs/Outputs
$\bar{E}$ .....	Chip Enable Input
$\bar{W}$ .....	Write Enable Input
$\bar{G}$ .....	Output Enable Input
$\overline{BY}$ .....	Busy Output (Input)
$\overline{INT}/NC$ .....	Interrupt Output
V <sub>cc</sub> .....	Positive Power Supply
V <sub>ss</sub> .....	Ground

Notes:

Functions apply equally to Port A and Port B

V<sub>cc</sub> and V<sub>ss</sub> are common to both ports.

$\overline{BY}_A$  and  $\overline{BY}_B$  are outputs on LH5911 and LH5912.  $\overline{BY}_A$  and  $\overline{BY}_B$  are inputs on LH5914.

$\overline{INT}_A/NC$  and  $\overline{INT}_B/NC$  are  $\overline{INT}_A$  and  $\overline{INT}_B$  on LH5912, and NC on LH5914

Configuration Table

Part Number	Package	# of Pins	$\overline{BY}$	$\overline{INT}/NC$	Type
LH5911	DIP	48	Output	N/A	Master
LH5912	DIP	52	Open Drain Output	Open Drain Output	Master
LH5912	PLCC	52	Open Drain Output	N/A	Master
LH5914	DIP	48	Input	NC	Slave
LH5914	PLCC	52	Input	N/A	Slave

Absolute Maximum Ratings <sup>1</sup>

Supply Voltage to Ground Potential	-0.5V to 7V
Signal Pin Voltage Range	-0.5V to $V_{CC}+0.5V$
DC Output Current <sup>2</sup>	$\pm 40$ mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0W

## Operating Range

Symbol	Parameter	Min	Max	Unit
$T_A$	Temperature, Ambient	0	70	°C
$V_{CC}$	Supply Voltage	4.5	5.5	V
$V_{SS}$	Supply Voltage	0	0	V
$V_{IL}$	Logic "0" Input Voltage <sup>3</sup>	-0.5	0.8	V
$V_{IH}$	Logic "1" Input Voltage	2.2	$V_{CC}+0.5$	V

## DC Electrical Characteristics - Over Operating Range

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$I_{CC1}$	Operating Current <sup>4</sup>				150	mA
$I_{SB1}$	Standby Current	$\bar{E}_A$ and $\bar{E}_B \geq V_{IH}$			30	mA
$I_{SB2}$	Standby Current <sup>4</sup>	$\bar{E}_A$ or $\bar{E}_B \geq V_{IH}$			75	mA
$I_{SB3}$	Standby Current	$\bar{E}_A$ and $\bar{E}_B \geq V_{CC}-0.2V$			5	mA
$I_{SB4}$	Standby Current <sup>4</sup>	$\bar{E}_A$ or $\bar{E}_B \geq V_{CC}-0.2V$			65	mA
$I_{IU}$	Input Leakage Current	$V_{CC}=5.5V, V_{in} = 0V$ to $V_{CC}$			2	$\mu A$
$I_{LO}$	I/O Leakage Current	$V_{CC}=5.5V, V_{in} = 0V$ to $V_{CC}$			2	$\mu A$
$V_{OH}$	Output High Voltage	$I_{OH} = -4.0mA$	2.4			V
$V_{OL}$	Output Low Voltage	$I_{OL} = 8.0mA$			0.4	V
$V_{OL}$	Output Low Voltage <sup>5</sup>	$I_{OL} = 16.0mA$			0.5	V
$V_{DR}$	Data Retention Voltage	$\bar{E} \geq V_{CC}-0.2V$	2.0			V
$I_{DR}$	Data Retention Current	$V_{DR} = 3.0V$			100	$\mu A$

## AC Test Conditions

Input Pulse Levels	$V_{SS}$ to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Ref. Levels	1.5V
Output Load, Timing Tests	See Figure, Page 5

Capacitance <sup>6,7</sup>

$C_{IN}$ (Input Capacitance)	7pF
$C_{OQ}$ (Output, Input/Output Capacitance)	7pF

See notes following "Switching Characteristics"

Switching Characteristics - Over Operating Range <sup>8</sup>

See Notes on Page 5


Symbol	Description	-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>								
t <sub>RC</sub>	Read Cycle Timing	35		45		55		ns
t <sub>AA</sub>	Address Access Time		35		45		55	ns
t <sub>OH</sub>	Output Hold from Address Change	3		3		3		ns
t <sub>EA</sub>	$\bar{E}$ Low to Valid Data		35		45		55	ns
t <sub>ELZ</sub>	$\bar{E}$ Low to Output Active <sup>6,9</sup>	5		5		5		ns
t <sub>EHZ</sub>	$\bar{E}$ High to Output High Z <sup>6,9</sup>	3	15	3	20	3	25	ns
t <sub>GLZ</sub>	$\bar{G}$ Low to Output Active <sup>6,9,10</sup>	3	15	3	20	3	25	ns
t <sub>GHZ</sub>	$\bar{G}$ High to Output High Z <sup>6,9</sup>	3	15	3	20	3	25	ns
t <sub>PU</sub>	$\bar{E}$ Low to Power Up Time <sup>6</sup>	0		0		0		ns
t <sub>PD</sub>	$\bar{E}$ High to Power Down Time <sup>6</sup>		20		25		30	ns
<b>Write Cycle</b>								
t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
t <sub>EW</sub>	$\bar{E}$ Low to End of Write	30		35		40		ns
t <sub>AW</sub>	Address Valid to End of Write	30		35		40		ns
t <sub>AS</sub>	Address Setup	0		0		0		ns
t <sub>AH</sub>	Address Hold from End of Write	0		0		0		ns
t <sub>WP</sub>	$\bar{W}$ Pulse Width	30		35		40		ns
t <sub>DW</sub>	Input Data Setup Time	15		20		25		ns
t <sub>DH</sub>	Input Data Hold Time	0		0		0		ns
t <sub>WHZ</sub>	$\bar{W}$ Low to Output High Z <sup>6,9</sup>		15		20		25	ns
t <sub>WLZ</sub>	$\bar{W}$ High to Output Active <sup>6,9</sup>	3		3		3		ns
<b>Contention Timing</b>								
t <sub>BL</sub>	Contention Exists to $\bar{B}Y$ Low	0	20	0	25	0	30	ns
t <sub>BH</sub>	Contention Ends to $\bar{B}Y$ High	0	20	0	25	0	30	ns
t <sub>WI</sub>	$\bar{W}$ High Prior to $\bar{B}Y$ High to Inhibit Write	15		15		15		ns
t <sub>DD</sub>	Data Flow Through Time (Transparent Write)		40		45		55	ns
t <sub>WDD</sub>	Write LOW to Data Valid (Opposite Port)		50		55		65	ns
t <sub>APS</sub>	Arbitration Priority Setup Time	10		10		10		ns
t <sub>WRD</sub>	$\bar{W}$ Low to Read Data Invalid	5		5		5		ns
t <sub>BW</sub>	$\bar{B}Y$ Low to $\bar{W}$ Low for Slave	0		0		0		ns
t <sub>BWV</sub>	$\bar{B}Y$ High to $\bar{W}$ High for Valid Write	15		20		25		ns
t <sub>BDD</sub>	$\bar{B}Y$ High to Valid Data		Note 11		Note 11		Note 11	ns
<b>Interrupt Timing</b>								
t <sub>INS</sub>	Write Cycle begin to $\bar{I}NT$ Low		25		30		35	ns
t <sub>WNS</sub>	$\bar{W}$ Low to $\bar{I}NT$ Low		25		30		35	ns
t <sub>INR</sub>	Read Cycle Begin to $\bar{I}NT$ High		25		30		35	ns
t <sub>GINR</sub>	$\bar{G}$ Low to $\bar{I}NT$ High		25		30		35	ns

**Notes:**


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.
3. Negative undershoots of up to 3.0V are permitted once per cycle.
4.  $I_{CC}$  and  $I_{SS}$  are dependent upon actual output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.
5. Open Drain outputs only ( $\overline{INT}$  and  $\overline{BY}$ ).
6. Sample tested only.
7. Capacitances are maximum values at 25°C measured at 1.0 MHz with  $V_{in}=0V$  and  $V_{CC}=5.0V$ .
8. Switching Characteristics measurements performed at "AC Test Condition" levels.
9. Active output to High-Z and High-Z to active output tests specified for a 500mV transition from steady state levels into the test load.  $C_{Load}$  is 5 pF for these tests.
10.  $t_{OLZ}$  (max) will result in Valid Data Out given that both  $t_{AA}$  and  $t_{EA}$  have been met.
11.  $t_{B00}$  is determined by the greater of 0,  $t_{B00} - t_{WP}(\text{actual})$  or  $t_{B00} - t_{OW}(\text{actual})$ .

## Equivalent Test Load


### DQ Outputs



### Open Drain Outputs




## Actual Test Load



Test fixture has an intrinsic 30 pF (min) capacitance

\* Includes scope and jig capacitance.


## Data Retention Timing



Switching Waveforms - Read Cycle


Read Cycle No. 1 - Either Port

Chip is in Read mode:  $\overline{W}$  is HIGH and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of I/O implies that data lines are in the Low-Z state and that Data-out may not be valid.




Read Cycle No. 2 - Either Port

Chip is in Read mode:  $\overline{W}$  is HIGH. Timing illustrated for the case where addresses are valid before  $\overline{E}$  goes LOW. Data-out is not specified to be valid until the latter of  $t_{EA}$  or  $t_{GLZ}(\min)$ , but may become valid as soon as  $t_{ELZ}$  or  $t_{GLZ}(\max)$ . Outputs will transition from high-Z to valid Data-out.



Read Cycle No. 3 - Read While  $\overline{B}Y$  (Transparent Write)

Contention occurs with Port A winning. Port A performs a Write (which is shown as a delayed Write in this example for illustration purposes). Port B performs a Read. Port B's DQ lines will follow the contents of the memory location, even as Port A changes it. DQ<sub>B</sub> becomes indeterminate  $t_{WRD}$  after  $\overline{W}_A$  goes low. DQ<sub>B</sub> will reflect the new data  $t_{WDD}$  after it is presented to DQ<sub>A</sub>. The new data on DQ<sub>B</sub> will be guaranteed to be valid  $t_{BDD}$  after  $\overline{B}Y_B$  returns HIGH.




Switching Waveforms - Write Cycle

Addresses must be stable during Write Cycles. The outputs will remain in the high Z state if  $\overline{W}$  is low when  $\overline{E}$  goes low. If  $\overline{G}$  is high, the outputs will remain in the high Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held high for all write cycles. This will prevent the outputs from becoming active during write cycles, preventing bus contention, thereby reducing system noise.


Write Cycle No. 1 ( $\overline{W}$  Controlled)

Chip is selected:  $\overline{E}$  is low. The data bus may become driven twLZ after the rising edge of  $\overline{W}$ . Given that the addresses have not changed, the output data will be identical to the data previously written into the same location.




Write Cycle No. 2 ( $\overline{E}$  Controlled)

DQ lines may transition to low Z if the falling edge of  $\overline{W}$  occurs after  $t_{ELZ}$  from the falling edge of  $\overline{E}$ .



**Write Cycle No. 3 - Write While Busy**

This cycle demonstrates contention occurring with Port A winning. Port A performs a Write. Port B performs a Write. The Write on Port A will occur normally. The Write on Port B will be inhibited while  $\overline{BY}_B$  is LOW. If the Write on Port B is terminated prior to  $t_{w1}$ , it will have been completely inhibited. If the Write on Port B ends later than  $t_{w1}$  after  $\overline{BY}_B$  returns HIGH, the data on  $DQ_B$  will have been written into the location. If the Write on Port B ends after  $t_{w1}$  but before  $t_{wv}$ , the data left in the addressed location may be indeterminate.






## Width Expansion - Use of the Slave LH5914

Systems wider than 8 bits will need to use dual port RAMs in parallel. Slave LH5914 chips should be used for word width expansion to prevent the multiple dual port RAMs from resolving contention situations in favor of different ports. Systems which have the potential for contention to exist should use LH5912 52-pin Masters with  $\overline{BY}$  outputs instead of LH5911 48-pin Standalone devices, which do not have  $\overline{BY}$  outputs.

Slave device's  $\overline{BY}$  pins are Inputs. Systems should connect the Master's  $\overline{BY}$  open drain outputs to every Slave's  $\overline{BY}$  inputs, with a pull up resistor to  $V_{CC}$ .

Slaves depend upon the Master to determine which port should be the winner in the event of contention. Read cycle timing is not effected, however special considerations must be made in Write cycle timing. To assure that the Slave has sufficient time to inhibit Write cycles on the losing port, the falling edge of  $\overline{W}$  must occur at least  $t_{BW}$  after  $\overline{BY}$  for that port goes low. Delaying the falling edge of  $\overline{W}$  by  $t_{BL} + t_{BW}$  from the falling edge of  $\overline{E}$  will meet this constraint.

The same constraints apply with respect to properly ending Write cycles in Slaves as it does in Masters. Refer to the next section.



Contention Operation

Contention occurs when both ports attempt to address the same location at the same time. Proper system operation can be insured if each port's Busy output is used to generate wait states, stretching the cycle for the duration of the Busy condition.

In these examples, assume that Port A arrives first, so  $\overline{BY}_B$  is asserted. All cycles on Port A will occur normally. Read cycles on Port B will occur normally, but Write cycles on Port B will be inhibited until its  $\overline{BY}$  flag returns HIGH.

Port A Read; Port B Read. Reads to the same location will yield valid data on both ports.

Port A Write; Port B Read. The Write cycle on Port A will be successfully completed. The Read on Port B will follow the changing contents of the RAM location. Read Cycle 3 illustrates this operation. The assertion of  $\overline{BY}_B$  during Port B's Read cycle signals that the data may be changing, and that Port B must wait for  $t_{BPO}$  for that data to be assured of being valid.


Port A Write; Port B Write. The winning port will successfully complete its Write, however the final contents of the location will depend upon the timing of the losing port. Port B's Write will be inhibited for the duration of the contention. If Port B's Write ends prior to  $t_{w1}$  of the rising edge of  $\overline{BY}_B$ , Port B's write will have been inhibited and Port A's data will remain in the RAM. If Port B extends its Write past  $t_{w1}$  after the rising edge of  $\overline{BY}_B$ , Port B's Write will be complete, and Port B's data will be left in the RAM. If Port B terminates its Write after  $t_{w1}$  but before  $t_{w2}$ , an incomplete Write may occur, leaving indeterminate data at the addressed byte.

Port A Read; Port B Write. The Read on Port A will inhibit the Write on Port B for the duration of the contention. The outcome of the inhibited Write on Port B will be determined in the same way as the case of "Port A Write; Port B Write", described above.

Switching Waveforms - Contention


Addresses Match;  $\overline{E}$  Arbitration

Both port's addresses match prior to  $\overline{E}$  being asserted. If the falling edges of the  $\overline{E}$ s are within  $t_{APS}$ , the contention logic will determine which port's  $\overline{BY}$  flag is asserted.



Both Ports Enabled; Address Arbitration

Both ports are enabled prior to the addresses matching. If the addresses are valid within  $t_{APS}$ , the contention logic will determine which port's  $\overline{BY}$  flag is asserted.



Interrupt Operation - LH5912

LH5912s are 52 pin Masters that provide an interport communication scheme through the use of interrupt latches. Each port is assigned a unique "mailbox" within the memory address space. When a port writes to its own mailbox, the opposite port's latch is set, and its  $\overline{INT}$  output goes LOW.

When Port A wants to send Port B a message, Port A writes to its own mailbox at memory location 7FF (A0-A10 = HIGH). This will cause  $\overline{INT}_B$  to be set. Port B can then reset that interrupt by reading Port A's mailbox at location 7FF.  $\overline{G}_B$  must be active during Port B's Read cycle for  $\overline{INT}_B$  to be reset.

Port B's mailbox is at memory location 7FE (A0 = LOW, A1-A10 = HIGH). Port B sends a mes-


sage to Port A by writing to its own mailbox, which sets  $\overline{INT}_A$ . Port A resets  $\overline{INT}_A$  by reading Port B's mailbox.  $\overline{G}_A$  must be active during Port A's Read cycle for  $\overline{INT}_A$  to be reset.

The mailboxes are normal memory locations. Contention effects Read and Write operations to the mailbox locations in the same way it effects any other memory address.


The  $\overline{INT}$  outputs are active LOW open drain outputs. They should be pulled up to  $V_{CC}$  with a resistor, and may be wire ORed together. Systems not using the  $\overline{INT}$  functions may leave the  $\overline{INT}$  pins open. The  $\overline{INT}$  latches should be reset upon power-up to assure they were not set during power-up.

Switching Waveforms - Interrupt


Port A Sets  $\overline{INT}_B$




Port B Resets  $\overline{INT}_B$




Package Diagram - 48-Pin Plastic DIP



Package Diagram - 52-Pin Plastic DIP



Package Diagram - 52-Pin PLCC



Symbol	Inches		millimeters	
	Min	Max	Min	Max
A	0.165	0.180	4.19	4.57
A1	0.090	0.120	2.29	3.05
B	0.026	0.032	0.66	0.82
b1	0.013	0.021	0.33	0.53
C	0.020	0.040	0.51	1.02
C1	0.008	0.012	0.20	0.30
D	0.785	0.795	19.94	20.19
D1	0.750	0.756	19.05	19.20
D2/E2	0.690	0.756	17.53	19.20
D3/E3	0.600 REF		15.24 REF	
E	0.785	0.795	19.94	20.19
E1	0.750	0.756	19.05	19.20
•	0.050 BSC		1.27 BSC	

## Ordering Information

Ordering Code	Type	Speed	# Pins	Package Type
LH5911-35	Master	35ns	48	600-Mil Plastic DIP
LH5911-45	Master	45ns	48	600-Mil Plastic DIP
LH5911-55	Master	55ns	48	600-Mil Plastic DIP
LH5912-35	Master	35ns	52	600-Mil Plastic DIP
LH5912-45	Master	45ns	52	600-Mil Plastic DIP
LH5912-55	Master	55ns	52	600-Mil Plastic DIP
LH5912U-35	Master	35ns	52	PLCC
LH5912U-45	Master	45ns	52	PLCC
LH5912U-55	Master	55ns	52	PLCC
LH5914-35	Slave	35ns	48	600-Mil Plastic DIP
LH5914-45	Slave	45ns	48	600-Mil Plastic DIP
LH5914-55	Slave	55ns	48	600-Mil Plastic DIP
LH5914U-35	Slave	35ns	52	PLCC
LH5914U-45	Slave	45ns	52	PLCC
LH5914U-55	Slave	55ns	52	PLCC

Sales Representatives, Distributors, and Regional Sharp Offices

AL, Huntsville . . . . . Interep Assoc. (205) 881-1096	IN, Indianapolis . . . . . STB & Assoc. (317) 844-9227	TX, Austin . . . . . Impaq Sales Co. (512) 474-1125
AL, Mobile . . . . . Interep Assoc. (205) 478-1036	KS, Wichita . . . . . Baka Corp. (316) 682-8411	TX, Carrollton . . . . . Impaq Sales Co. (214) 247-3300
AZ, Scottsdale . . . . . T.D.S.I., Inc. (602) 998-2444	MA, Marlboro . . . . . Orion/DSA Group (508) 480-0516	TX, Houston . . . . . Impaq Sales Co. (713) 820-0288
CA, Newport Beach . . . . . Plustronics (714) 476-8009	MA, Peabody . . . . . Orion/DSA Group (508) 532-6266	UT, Salt Lake City . . . . . Seale & Assoc. (801) 266-9056
CA, Ojai . . . . . Plustronics (805) 646-1950	MD, Towson . . . . . ATS (301) 296-9360	VA, Richmond . . . . . Advanced Tech. (804) 320-8756
CA, San Diego . . . . . Mesa Components (619) 278-8021	MI, Grand Rapids . . . . . DEM Sales, Inc. (616) 364-4024	WA, Lynnwood . . . . . Blair Hirsh Co. (206) 774-8151
CA, Technical Sales . . . . . Quorum Technical Sales (408) 980-0812	MI, St. Clair Shores . . . . . DEM Sales, Inc. (313) 777-1750	Canada, Surrey, BC . . . . . Enerlec Sales, Ltd (604) 888-1667
CA, Sherman Oaks . . . . . Plustronics (818)995-8908	MN, Minneapolis . . . . . Comstrand, Inc. (612) 788-9234	Canada, Mississauga, Ont. . . . . High Tech Sales, Ltd. (416) 672-0284
CT, Southington . . . . . Orion/DSA Group (203) 621-8371	MO, St. John . . . . . Baka Corp. (314) 429-2252	Distributors: . . . . . Added Value Electronics . . . . . Marshall Industries . . . . . Milgray . . . . . Space Electronics . . . . . Western Micro Technology
CO, Denver . . . . . Seale & Assoc. (303) 756-8855	NJ, Allendale . . . . . Eastec Assoc (201) 934-7135	Sharp Regional Offices: Carson, CA . . . . . (213) 637-9488 N. Andover, MA . . . . . (508) 975-1979 Lawrenceville, GA . . . . . (404) 995-0717 Dallas, TX . . . . . (214) 991-5185 Mahwah, NJ . . . . . (201) 529-8758 Santa Clara, CA . . . . . (408) 727-7914
FL, Boca Raton . . . . . Lawrence Assoc. (407) 368-7373	NY, Pittsford . . . . . NHA (716) 586-9002	
FL, Palm Bay . . . . . Lawrence Assoc. (407) 951-0901	NC, Raleigh . . . . . Zucker Assoc. Inc. (919) 782-8433	
FL, Palm Harbor . . . . . Lawrence Assoc. (813) 787-2773	OH, Dayton . . . . . 5 Star Electronics, Inc. (513) 299-1718	
FL, Winter Springs . . . . . Lawrence Assoc. (407) 365-1945	OH, Solon . . . . . 5 Star Electronics (216) 349-1611	
GA, Norcross . . . . . Interep (404) 449-8680	OR, Beaverton . . . . . Blair Hirsh Co. (503) 641-1875	
IL, Des Plaines . . . . . Electron Marketing (312) 298-2330	PA, Erdenheim . . . . . 5 Star Electronics, Inc. (215) 233-4600	
	TN, Greeneville . . . . . Interep (615) 639-3491	

Specifications are subject to change without notice. Preliminary data sheets contain minimum and maximum limits based upon design objectives, which are subject to change upon full characterization over the specified operating conditions.

# SHARP

## In North America

Sharp Electronics  
Corp. Microelectronics Division  
Sharp Plaza  
Mahwah New Jersey 07430  
Phone . . . . . (201) 529-8757  
Telex 426903 (SHARPAM PARA)

## In Europe

Sharp Electronics GmbH  
Electronics Components Dept.  
Sonninstra ße3,2000  
Hamburg 1, F.R. Germany  
Phone . . . . . (040)23775-0  
Telex . . . . . 2161867(HEEG D)

## In Asia

Sharp Corporation  
IC Group  
2613-1 Ichinomoto-Cho  
Tenri City, Nara 632, Japan  
Phone . . . . . (07436)5-1321  
Telex . . . . . 5522-364(SHARPEL J)

Ref Code SMT88012B ©Sharp Corp. June 11, 1989 Printed in USA



Organizational Structure	SHARP Part Number	Access Time	Standby Current	Package Options	Sample Avail	Prod Avail	Data Sheet	Notes and Features
<b>Slow Static RAMs</b>								
<b>Low-Low Power Full CMOS</b>								
256x4 (3.5 um CMOS)	LH5101	300/450 ns	10 uA	0.4" DIP	now	now	yes	
1Kx4 (3.5 um CMOS)	LH5114H	150 ns	5 uA	0.3" DIP	now	now	yes	
2Kx8 w/ CE, OE, WE (1.2um CMOS)	LH5115	55/70 ns	10 uA	0.6" DIP	call	call	yes	
	LH5115D	55/70 ns	10 uA	0.3" SDIP	call	call	pending	
	LH5115N	55/70 ns	10 uA	0.45" SOP	call	call	yes	
2Kx8 w/ CE, OE, WE (1.2um CMOS)	LH5116	100 ns	1 uA	0.6" DIP	now	now	yes	
	LH5116D	100 ns	1 uA	0.3" SDIP	now	now	yes	
	LH5116H	100 ns	1 uA	0.6" DIP	Aug '90	Sep '90	yes	industrial temperature
2Kx8 w/ CE, CS, WE (1.2um CMOS)	LH5116N	100 ns	1 uA	0.45" SOP	now	now	yes	
	LH5117	100 ns	1 uA	0.6" DIP	call	call	yes	
	LH5117D	100 ns	1 uA	0.3" SDIP	call	call	yes	
2Kx8 w/ WE, CE1, CE2 (1.2um CMOS)	LH5117H	100 ns	1 uA	0.6" DIP	call	call	yes	industrial temperature
	LH5117N	100 ns	1 uA	0.45" SOP	call	call	yes	
	LH5118	100 ns	1 uA	0.6" DIP	call	call	yes	
16Kx1 (1.2um CMOS)	LH5118D	100 ns	1 uA	0.3" SDIP	call	call	yes	
	LH5118H	100 ns	1 uA	0.6" DIP	call	call	yes	industrial temperature
	LH5118N	100 ns	1 uA	0.45" SOP	call	call	yes	
8Kx8 (1.2 um CMOS)	LH5167	55/70 ns	1 uA	0.3" DIP	call	call	yes	
	LH5160	100 ns	1 uA	0.6" DIP	now	now	yes	
	LH5160D	100 ns	1 uA	0.3" SDIP	now	call	yes	industrial temperature
Slow 32Kx8 (1.0 um CMOS)	LH5160H	100 ns	1 uA	0.6" DIP	now	now	yes	
	LH5160HD	100 ns	1 uA	0.3" SDIP	now	call	yes	industrial temperature
	LH5160N	100 ns	1 uA	0.45" SOP	now	now	yes	
Slow 128Kx8 (0.8 um CMOS TFT)	LH5160HN	100 ns	1 uA	0.45" SOP	now	now	yes	industrial temperature
	LH51256	100/120 ns	1 uA	0.6" DIP	Nov '90	Jan '91	yes	industrial temperature
	LH51256N	100/120 ns	1 uA	0.45" SOP	Oct '90	Dec '90	yes	industrial temperature
Slow 128Kx8 (0.8 um CMOS TFT)	LH511000	100/120 ns	1 uA	0.6" DIP	Jan '91	Apr '91	pending	utilizes TFT technology
	LH511000N	100/120 ns	1 uA	0.525" SOP	Jan '91	Apr '91	pending	utilizes TFT technology
	LH511000T	100/120 ns	1 uA	TSOP	Apr '91	Jul '91	pending	utilizes TFT technology
	LH511000TR	100/120 ns	1 uA	reverse TSOP	Apr '91	Jul '91	pending	utilizes TFT technology

Organizational Structure	SHARP Part Number	Access Time	Standby Current	Package Options	Sample Avail	Prod Avail	Data Sheet	Notes and Features	
<b>Slow Static RAMs</b> <b>Mixed MOS</b>	Slow 32Kx8 (1.2 um CMOS)	LH52256	120 ns	2 mA	0.6" DIP	now	now	yes	
		LH52256L	70/90/120 ns	100 uA	0.6" DIP	now	now	yes	
		LH52256NL	70/90 ns	100 uA	0.45" SOP	now	now	yes	
	Slow 32Kx8 (1.0 um CMOS)	LH52250D	55/70/100 ns	1 mA	0.3" SDIP	now	now	yes	
		LH521000E	55/70/100 ns	1 mA	0.4" DIP	1991	1991	yes	
		LH521000N	55/70/100 ns	1 mA	0.525" SOP	1991	1991	yes	
	Slow 128Kx8 (0.8 um CMOS)	LH521000	55/70/100 ns	1 mA	0.6" DIP	1991	1991	yes	
		<b>Fast Static RAMs</b>							
		64Kx1 (1.2 um CMOS)	LH5261	25/35 ns	1 mA	0.3" SDIP	now	now	yes
	LH52251		35/45 ns	1 mA	0.3" SDIP	now	now	yes	
LH52251AD	25/35 ns		1 mA	0.3" SDIP	now	now	yes		
256Kx1 (1.0 um CMOS)	LH52251AK	25/35 ns	1 mA	0.3" SOJ	now	now	yes		
	LH52252	35/45 ns	1 mA	0.3" SDIP	now	now	yes		
	LH52252AD	25/35 ns	1 mA	0.3" SDIP	now	now	yes		
64Kx4 (1.0 um CMOS)	LH52252AK	25/35 ns	1 mA	0.3" SOJ	now	now	yes		
	LH52252BD	15/20 ns	1 mA	0.3" SDIP	1991	1991	pending		
	LH52252BK	15/20 ns	1 mA	0.3" SOJ	1991	1991	pending		
64Kx4 (1.2 um CMOS)	LH52255	35/45 ns	n/a	0.3" SDIP	now	now	yes		
	LH52253D	15/20 ns	1 mA	0.3" SDIP	Apr '91	May '91	pending		
	LH52253K	15/20 ns	1 mA	0.3" SOJ	Apr '91	May '91	pending		
32Kx8 (1.0 um CMOS)	LH52258D	35/45 ns	1 mA	0.3" SDIP	now	now	yes		
	LH52258K	35/45 ns	1 mA	0.3" SOJ	now	Jul '90	yes		
	LH52258N	45 ns	1 mA	0.45" SOP	Jun '90	Sep '90	pending		
32Kx8 (0.8 um CMOS)	LH52258AD	15/20/25 ns	1 mA	0.3" SDIP	1991	1991	pending		
	LH52258AK	15/20/25 ns	1 mA	0.3" SOJ	1991	1991	pending		
	LH521002E	20/25/35 ns	1 mA	0.4" DIP	Feb '91	May '91	yes		
256Kx4 (0.8 um CMOS)	LH521002K	20/25/35 ns	1 mA	0.4" SOJ	Aug '90	Aug '90	yes		
	LH521008E	20/25/35 ns	1 mA	0.4" DIP	Mar '91	May '91	yes		
	LH521008K	20/25/35 ns	1 mA	0.4" SOJ	Sep '90	Jan '91	yes		

limited volume till October

Organizational Structure	SHARP Part Number	Access Time	Standby Current	Package Options	Sample Avail	Prod Avail	Data Sheet	Notes and Features
<b>Dual Port Static RAMs</b>								
2Kx8 Dual Port, Master	LH5911	35/45/55 ns	5 mA *	48-pin DIP	Call	Jul '90	yes	Compatible w/ IDT7132
2Kx8 Dual Port, Master w/ Int	LH5912U	35/45/55 ns	5 mA *	52-pin PLCC	Dec '90	Feb '91	yes	Compatible w/ IDT71321
2Kx8 Dual Port, Slave	LH5914	35/45/55 ns	5 mA *	48-pin DIP	Jul '90	Aug '90	yes	Compatible w/ IDT7142
	LH5914U	35/45/55 ns	5 mA *	52-pin PLCC	Dec '90	Feb '91	yes	Compatible w/ IDT7142
4Kx8 Dual Port	LH5920	35/45/55 ns	5 mA *	48-pin DIP	Nov '90	Jan '91	yes	Compatible w/ IDT7134
	LH5920U	35/45/55 ns	5 mA *	52-pin PLCC	Nov '90	Jan '91	yes	Compatible w/ IDT7134
4Kx8 Dual Port, Master w/ Int	LH5926U	35/45/55 ns	5 mA *	52-pin PLCC	Sep '90	Oct '90	yes	w/ Arbitration
4Kx8 Dual Port, Slave	LH5924U	35/45/55 ns	5 mA *	52-pin PLCC	Oct '90	Nov '90	yes	w/ Arbitration
8Kx8 Dual Port w/ Semaphore	LH5933U	25/35/45 ns	TBD	52-pin PLCC	Feb '91	Apr '91	pending	
<b>Wide-Word Static RAMs</b>								
Slow 16Kx18 (0.8 um CMOS)	LH52270	45/55 ns	TBD	48-pin DIP	May-91	Jul-91	pending	
	LH52270U	45/55 ns	TBD	52-pin PLCC	May-91	Jul-91	pending	
Fast 16Kx18 (0.8 um CMOS)	LH52278	20/25/30 ns	TBD	48-pin DIP	May-91	Jul-91	pending	
	LH52278U	20/25/30 ns	TBD	52-pin PLCC	May-91	Jul-91	pending	
Slow 64Kx18 (0.8 um CMOS)	LH521020	45/55 ns	TBD	48-pin DIP	Apr-91	Jun-91	pending	
	LH521020U	45/55 ns	TBD	52-pin PLCC	Apr-91	Jun-91	pending	
Fast 64Kx18 (0.8 um CMOS)	LH521028	20/25/30 ns	TBD	48-pin DIP	Mar-91	May-91	yes	
	LH521028U	20/25/30 ns	TBD	52-pin PLCC	Mar-91	May-91	yes	

\* Dual Port SRAM Standby Current with both Enable inputs => Vcc - 0.2 V across the full operating temperature range