8Mx16 Mobile SDRAM 54CSP

(VDD/VDDQ 2.5V/1.8V or 2.5V/2.5V, TCSR & PASR)

Revision 1.3

December 2002

2M x 16Bit x 4 Banks Mobile SDRAM in 54CSP

FEATURES

- 2.5V power supply.
- LVCMOS compatible with multiplexed address.
- Four banks operation.
- MRS cycle with address key programs.
  - -. CAS latency (1 & 2 & 3).
  - -. Burst length (1, 2, 4, 8 & Full page).
  - -. Burst type (Sequential & Interleave).
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation.
- Special Function Support.
  - -. PASR (Partial Array Self Refresh).
  - -. TCSR (Temperature Compensated Self Refresh).
- DQM for masking.
- Auto refresh.
- 64ms refresh period (4K cycle).
- Extended Temperature Operation (-25°C ~ 85°C).
- 54balls CSP(-RXXX -Pb, -BXXX -Pb Free).

GENERAL DESCRIPTION

The K4S28163LD is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S28163LD-R(B)G/S75	133MHz(CL=3) 105MHz(CL=2)	LVCMOS	54 CSP Pb (Pb Free)
K4S28163LD-R(B)G/S1H	105MHz(CL=2)		
K4S28163LD-R(B)G/S1L	105MHz(CL=3)[*1]		
K4S28163LD-R(B)G/S15	66MHz(CL=2/3)[*2]		

-R(B)S ; Super Low Power, Operating Temp : -25°C ~ 85°C.
-R(B)G ; Low Power, Oterating Temp : -25°C ~ 85°C.

Notes :
1. In case of 40MHz Frequency, CL1 can be supported.
2. In case of 33MHz Frequency, CL1 can be supported.

FUNCTIONAL BLOCK DIAGRAM



* Samsung Electronics reserves the right to change products or specification without notice.

Package Dimension and Pin Configuration

< Bottom View*1 >



< Top View*2 >

54Ball(6x9) CSP						
	1	2	3	7	8	9
A	Vss	DQ15	VssQ	VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ	VssQ	DQ2	DQ1
C	DQ12	DQ11	VssQ	VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ	VssQ	DQ6	DQ5
E	DQ8	NC	Vss	VDD	LDQM	DQ7
F	UDQM	CLK	CKE	CAS	RAS	WE
G	NC	A11	A9	BA0	BA1	CS
H	A8	A7	A6	A0	A1	A10
J	Vss	A5	A4	A3	A2	VDD



Pin Name	Pin Function
CLK	*System Clock*
CS	*Chip Select*
CKE	*Clock Enable*
A0 ~ A11	*Address*
BA0 ~ BA1	*Bank Select Address*
RAS	*Row Address Strobe*
CAS	*Column Address Strobe*
WE	*Write Enable*
L(U)DQM	*Data Input/Output Mask*
DQ0 ~ 15	*Data Input/Output*
VDD/VSS	*Power Supply/Ground*
VDDQ/VSSQ	*Data Output Power/Ground*

< Top View*2 >



[Unit:mm]

Symbol	Min	Typ	Max
A	0.90	0.95	1.00
A_1	0.30	0.35	0.40
E	-	8.00	-
E_1	-	6.40	-
D	-	8.00	-
D_1	-	6.40	-
e	-	0.80	-
b	0.40	0.45	0.50
z	-	-	0.10

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-1.0 ~ 3.6	V
Voltage on V_{DD} supply relative to Vss	V_{DD}, V_{DDQ}	-1.0 ~ 3.6	V
Storage temperature	T_{STG}	-55 ~ +150	°C
Power dissipation	P_D	1	W
Short circuit current	I_{OS}	50	mA

Notes :
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions(Voltage referenced to V_{SS} = 0V, T_A = -25°C to 85°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{DD}	2.3	2.5	2.7	V	
	V_{DDQ}	1.65	-	2.7	V	
Input logic high voltage	V_{IH}	0.8 x VDDQ	-	V_{DDQ} + 0.3	V	1
Input logic low voltage	V_{IL}	-0.3	0	0.3	V	2
Output logic high voltage	V_{OH}	VDDQ -0.2	-	-	V	I_{OH} = -0.1mA
Output logic low voltage	V_{OL}	-	-	0.2	V	I_{OL} = 0.1mA
Input leakage current	I_{LI}	-10	-	10	uA	3

Notes :
1. V_{IH} (max) = 3.0V AC.The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -1.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.
   Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DDQ}.

CAPACITANCE(V_{DD} = 2.5V, T_A = 23°C, f = 1MHz, V_{REF} =0.9V ± 50 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C_{CLK}	2.0	4.0	pF	
$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{CS}$, CKE, DQM	C_{IN}	2.0	4.0	pF	
Address	C_{ADD}	2.0	4.0	pF	
DQ_0 ~ DQ_{15}	C_{OUT}	3.5	6.0	pF	

DC CHARACTERISTICS

Recommended operating conditions(Voltage referenced to V_{SS} = 0V, T_A = -25°C to 85°C)

<table>
<tr><th rowspan="2">Parameter</th><th rowspan="2">Symbol</th><th rowspan="2" colspan="2">Test Condition</th><th colspan="4">Version</th><th rowspan="2">Unit</th><th rowspan="2">Note</th></tr>
<tr><th>-75</th><th>-1H</th><th>-1L</th><th>-15</th></tr>
<tr><td>Operating Current
(One Bank Active)</td><td>I_{CC1}</td><td colspan="2">Burst length = 1
$t_{RC} \geq t_{RC}$(min)
I_O = 0 mA</td><td>65</td><td>65</td><td>60</td><td>55</td><td>mA</td><td>1</td></tr>
<tr><td rowspan="2">Precharge Standby Current in power-down mode</td><td>$I_{CC2}P$</td><td colspan="2">CKE $\leq V_{IL}$(max), t_{CC} = 10ns</td><td colspan="4">0.5</td><td rowspan="2">mA</td><td rowspan="2"></td></tr>
<tr><td>$I_{CC2}PS$</td><td colspan="2">CKE & CLK $\leq V_{IL}$(max), $t_{CC} = \infty$</td><td colspan="4">0.5</td></tr>
<tr><td rowspan="2">Precharge Standby Current in non power-down mode</td><td>$I_{CC2}N$</td><td colspan="2">CKE $\geq V_{IH}$(min), $\overline{CS} \geq V_{IH}$(min), t_{CC} = 10ns
Input signals are changed one time during 20ns</td><td colspan="4">10</td><td>mA</td><td rowspan="2"></td></tr>
<tr><td>$I_{CC2}NS$</td><td colspan="2">CKE $\geq V_{IH}$(min), CLK $\leq V_{IL}$(max), $t_{CC} = \infty$
Input signals are stable</td><td colspan="4">9</td><td>mA</td></tr>
<tr><td rowspan="2">Active Standby Current in power-down mode</td><td>$I_{CC3}P$</td><td colspan="2">CKE $\leq V_{IL}$(max), t_{CC} = 10ns</td><td colspan="4">7</td><td rowspan="2">mA</td><td rowspan="2"></td></tr>
<tr><td>$I_{CC3}PS$</td><td colspan="2">CKE & CLK $\leq V_{IL}$(max), $t_{CC} = \infty$</td><td colspan="4">7</td></tr>
<tr><td rowspan="2">Active Standby Current in non power-down mode
(One Bank Active)</td><td>$I_{CC3}N$</td><td colspan="2">CKE $\geq V_{IH}$(min), $\overline{CS} \geq V_{IH}$(min), t_{CC} = 10ns
Input signals are changed one time during 20ns</td><td colspan="4">20</td><td>mA</td><td></td></tr>
<tr><td>$I_{CC3}NS$</td><td colspan="2">CKE $\geq V_{IH}$(min), CLK $\leq V_{IL}$(max), $t_{CC} = \infty$
Input signals are stable</td><td colspan="4">20</td><td>mA</td><td></td></tr>
<tr><td>Operating Current
(Burst Mode)</td><td>I_{CC4}</td><td colspan="2">I_O = 0 mA , Page burst
4Banks Activated, t_{CCD} = 2CLKs</td><td>100</td><td>80</td><td>80</td><td>70</td><td>mA</td><td>1</td></tr>
<tr><td>Refresh Current</td><td>I_{CC5}</td><td colspan="2">$t_{RC} \geq t_{RC}$(min)</td><td>155</td><td>150</td><td>140</td><td>115</td><td>mA</td><td>2</td></tr>
<tr><td rowspan="7">Self Refresh Current</td><td rowspan="7">I_{CC6}</td><td rowspan="7">CKE $\leq$ 0.2V</td><td colspan="2">TCSR Range</td><td colspan="2">Max 45°C</td><td colspan="2">Max 85°C</td><td>°C</td><td></td></tr>
<tr><td rowspan="3">-R(B)G</td><td>4 Banks</td><td colspan="2">300</td><td colspan="2">450</td><td rowspan="6">uA</td><td rowspan="3">3</td></tr>
<tr><td>2 Banks</td><td colspan="2">250</td><td colspan="2">350</td></tr>
<tr><td>1 Bank</td><td colspan="2">230</td><td colspan="2">310</td></tr>
<tr><td rowspan="3">-R(B)S</td><td>4 Banks</td><td colspan="2">200</td><td colspan="2">330</td><td rowspan="3">4</td></tr>
<tr><td>2 Banks</td><td colspan="2">150</td><td colspan="2">230</td></tr>
<tr><td>1 Bank</td><td colspan="2">130</td><td colspan="2">190</td></tr>
</table>

Notes :

1. Measured with outputs open.
2. Refresh period is 64ms.
3. K4S28163LD-R(B)G**
4. K4S28163LD-R(B)S**
5. Unless otherwise noted, input swing level is CMOS(V_{IH} /V_{IL}=V_{DDQ}/V_{SSQ})

AC OPERATING TEST CONDITIONS (V_{DD} = 2.5V ± 0.2V, T_A = -25°C to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)

Parameter		Symbol	Version - 75	Version -1H	Version -1L	Version -15	Unit	Note
Row active to row active delay		t_{RRD}(min)	15	19	19	30	ns	1
$\overline{RAS}$ to $\overline{CAS}$ delay		t_{RCD}(min)	19	19	24	30	ns	1
Row precharge time		t_{RP}(min)	19	19	24	30	ns	1
Row active time		t_{RAS}(min)	45	50	60	60	ns	1
		t_{RAS}(max)	100				us	
Row cycle time		t_{RC}(min)	65	70	84	90	ns	1
Last data in to row precharge		t_{RDL}(min)	2				CLK	2,3
Last data in to Active delay		t_{DAL} (min)	tRDL + tRP				-	3
Last data in to new col. address delay		t_{CDL}(min)	1				CLK	2
Last data in to burst stop		t_{BDL}(min)	1				CLK	2
Col. address to col. address delay		t_{CCD}(min)	1				CLK	4
Number of valid output data	CAS latency=3		2				ea	5
	CAS latency=2		1					
	CAS latency=1		-		0			

Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum tRDL=2CLK and tDAL(=tRDL + tRP) is required to complete both of last data wite command(tRDL) and precharge command(tRP). tRDL=1CLK can be supported only in the case under 100MHz with manual precharge mode.
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	- 75		-1H		-1L		- 15		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	7.5	1000	9.5	1000	9.5	1000	15	1000	ns	1
	CAS latency=2		9.5		9.5		12		15			
	CAS latency=1		-		-		25		30			
CLK to valid output delay	CAS latency=3	tSAC		5.4		7		7		9	ns	1,2
	CAS latency=2			7		7		8		9		
	CAS latency=1			-		-		20		24		
Output data hold time	CAS latency=3	tOH	2.5		2.5		2.5		2.5		ns	2
	CAS latency=2		2.5		2.5		2.5		2.5			
	CAS latency=1		-		-		2.5		2.5			
CLK high pulse width		tCH	2.5		3		3		3.5		ns	3
CLK low pulse width		tCL	2.5		3		3		3.5		ns	3
Input setup time		tSS	2.0		2.5		2.5		3.5		ns	3
Input hold time		tSH	1.0		1.5		1.5		2.0		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		7		7		9	ns	
	CAS latency=2			7		7		8		9		
	CAS latency=1			-		-		20		24		

Notes :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
   If tr & tf is longer than 1ns, transient time compensation should be considered,
   i.e., [(tr + tf)/2-1]ns should be added to the parameter.

Note :
1. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

SIMPLIFIED TRUTH TABLE (V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

COMMAND			CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note
Register	Mode Register Set		H	X	L	L	L	L	X	OP CODE			1, 2
Refresh	Auto Refresh		H	H	L	L	L	H	X	X			3
	Self Refresh	Entry		L									3
		Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address		
Read & Column Address	Auto Precharge Disable		H	X	L	H	L	H	X	V	L	Column Address (A0~ A8)	4
	Auto Precharge Enable										H		4, 5
Write & Column Address	Auto Precharge Disable		H	X	L	H	L	L	X	V	L	Column Address (A0~ A8)	4
	Auto Precharge Enable										H		4, 5
Burst Stop			H	X	L	H	H	L	X	X			6
Precharge	Bank Selection		H	X	L	L	H	L	X	V	L	X	
	All Banks									X	H		
Clock Suspend or Active Power Down		Entry	H	L	H	X	X	X	X	X			
					L	V	V	V					
		Exit	L	H	X	X	X	X	X				
Precharge Power Down Mode		Entry	H	L	H	X	X	X	X	X			
					L	H	H	H					
		Exit	L	H	H	X	X	X	X				
					L	V	V	V					
DQM			H	X					V	X			7
No Operation Command			H	X	H	X	X	X	X	X			
					L	H	H	H					

Notes :

1. OP Code : Operand Code
   A_0 ~ A_{11} & BA_0 ~ BA_1 : Program keys. (@MRS)
2. MRS can be issued only at all banks precharge state.
   A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are the same as CBR refresh of DRAM.
   The automatical precharge without row precharge command is meant by "Auto".
   Auto/self refresh can be issued only at all banks precharge state.
   Partial self refresh can be issued only after setting partial self refresh mode.
4. BA_0 ~ BA_1 : Bank select addresses.
   If both BA_0 and BA_1 are "Low" at read, write, row active and precharge, bank A is selected.
   If BA_0 is "Low" and BA_1 is "High" at read, write, row active and precharge, bank B is selected.
   If BA_0 is "High" and BA_1 is "Low" at read, write, row active and precharge, bank C is selected.
   If both BA_0 and BA_1 are "High" at read, write, row active and precharge, bank D is selected.
   If A_{10}/AP is "High" at row precharge, BA_0 and BA_1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
   Another bank read/write command can be issued after the end of burst.
   New row active of the associated bank can be issued at t_{RP} after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).