

HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS

IDT7133SA/LA IDT7143SA/LA

FEATURES:

High-speed access

Military: 25/35/45/55/70/90ns (max.)

Commercial: 20/25/35/45/55/70/90ns (max.)

 Low-power operation — IDT7133/43SA

> Active: 500 mW (typ.) Standby: 5mW (typ.)

IDT7133/43LA

Active: 500mW (typ.) Standby: 1mW (typ.)

 Versatile control for write: separate write control for lower and upper byte of each port

 MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143

• On-chip port arbitration logic (IDT7133 only)

• BUSY output flag on IDT7133; BUSY input on IDT7143

· Fully asynchronous operation from either port

Battery backup operation–2V data retention

• TTL-compatible; single 5V (±10%) power supply

• Available in 68-pin ceramic PGA, 68-pin Flatpack, 68-pin PLCC, and 100-pin TQFP

· Military product compliant to MIL-STD-883, Class B

• Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:


The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packaged in a 68-pin ceramic PGA, a 68-pin flatpack, a 68-pin PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc

NOTES:

input.

PIN CONFIGURATIONS(1,2)





NOTES:

- 1. Both Vcc pins must be connected to the supply to ensure reliable operation.
- 2. Both GND pins must be connected to the supply to ensure reliable operation.
- 3. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS (CONT'D) $^{(1,2)}$

		51	50	48	46	44	42	40	38	36	
11		A6L	A5L	A3L	A1L	BUSYL	CER	A ₀ R	A2R	A4R	
	53	52	49	47	45	43	41	39	37	35	34
10	A8L	A7L	A4L	A2L	AoL	CEL	BUSYR	A1R	A3R	A5R	A6R
	55	54					l			32	33
09	A10L	A9L								A8R	A7R
	57	56								30	31
08	R/WLLB	ŌĒL				A10R	A9R				
	59	58				28	29				
07	Vcc	R/WLUB			II		R/WRLB	ŌĒR			
	61	60				26	27				
06	I/O1L	I/O ₀ L				GND	R/WRUB				
	63	62				OP VIEW				24	25
05	I/O3L	I/O2L								I/O14R	I/O15R
	65	64								22	23
04	I/O ₅ L	I/O4L								I/O12R	I/O13R
	67	66								20	21
03	I/O7L	I/O6L								I/O10R	I/O11R
	68	1	3	5	7	9	11	13	15	18	19
02	I/O ₈ L	I/O9L	I/O11L	I/O13L	I/O15L	GND	I/O1R	I/O3R	I/O ₅ R	I/O8R	I/O9R
		2	4	6	8	10	12	14	16	17	
01	/*	I/O10L	I/O12L	I/O14L	Vcc	I/Oor	I/O2R	I/O4R	I/O6R	I/O7R	
INDEX	Α	В	С	D	Е	F	G	Н	J	K	L 2746 drw 04

- Both Vcc pins must be connected to the supply to ensure reliable operation.
 Both GND pins must be connected to the supply to ensure reliable operation.
- 3. This text does not indicate orientation of the actual part-marking.

PIN NAMES

Left Port	Right Port	Names			
CEL	CER	Chip Enable			
R/WLUB	R/WRUB	Upper Byte Read/Write Enable			
R/WLLB	R/WRLB	Lower Byte Read/Write Enable			
ŌĒL	OE r	Output Enable			
A0L – A10L	A0R – A10R	Address			
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output			
BUSYL	BUSYR	Busy Flag			
Vcc		Power			
GND		Ground			

2746 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
PT ⁽³⁾	Power Dissipation	2.0	2.0	W
Іоит	DC Output Current	50	50	mA

NOTES:

2746 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

CAPACITANCE(1)

 $(TA = +25^{\circ}C, f = 1.0MHZ) TQFP ONLY$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Input/Output Capacitance	Vout = 3dV	10	pF

NOTES:

2746 tbl 03

- This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc		
Military	−55°C to +125°C	0V	5.0V ± 10%		
Commercial	0°C to +70°C	0V	5.0V ± 10%		

2746 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	1	0.8	>

NOTES

2746 tbl 05

- 1. VIL (min.) = -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, $VCC = 5.0V \pm 10\%$)

			IDT7133SA IDT7143SA		IDT71		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μΑ
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА
Vol	Output Low Voltage (I/Oo-I/O15)	IoL = 4mA	_	0.4	_	0.4	V
Vol	Open Drain Output Low Voltage (BUSY)	IOL = 16mA	_	0.5	_	0.5	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	V

6.14

NOTE:

2746 tbl 06

At Vcc ≤ 2.0V, input leakages are undefined.

4

DC ELECTRICAL CHARACTERISTICS **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾** (VCC = 5.0V ± 10%)

					IDT713	3X20 ⁽¹⁾	IDT71	33X25	IDT71	33X35	
		Test			IDT714	3X20 ⁽¹⁾	IDT71	43X25	IDT71	43X35	
Symbol	Parameter	Condition	Version		Typ.(2)	Max.	Typ.(2)	Max.	Typ. ⁽²⁾	Max.	Un
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL.	S L	_ _	_	250 230	330 300	240 220	325 295	m/
	(Both Ports Active)	$f = fMAX^{(4)}$	COM'L.	S L	250 230	310 280	250 230	300 270	240 210	295 250	
ISB1	Standby Current (Both Ports — TTL	$\overline{CE}L$ and $\overline{CE}R = VIH$ $f = fMAX^{(4)}$	MIL.	S L	_	_	25 25	90 80	25 25	75 65	m/
	Level Inputs)		COM'L.	S L	25 25	80 70	25 25	80 70	25 25	70 60	
ISB2	Standby Current (One Port — TTL	\overline{CE} "A" = VIL and \overline{CE} "B" = VIH ⁽⁵⁾ ,	MIL.	S L	1 1	_	140 100	230 190	120 100	200 180	m
	Level Inputs)	f = fMAX ⁽⁴⁾ , Active Port Outputs Open	COM'L.	S L	140 120	200 180	140 100	200 170	120 100	180 160	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER > Vcc - 0.2V	MIL.	S L	1 1		1 0.2	30 10	1 0.2	30 10	m
	CMOS Level Inputs)	VIN > VCC - 0.2V or $VIN < 0.2V, f = 0^{(5)}$	COM'L.	S L	1 0.2	15 5	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (One Port — All	CE"A" < 0.2V and CE"B" > Vcc - 0.2V ⁽⁶⁾	MIL.	S	-	_	140	220	120	190	m/
	CMOS Level Inputs)	VIN > VCC - 0.2V or		L	_	_	120	200	100	170]
		VIN < 0.2V Active Port Outputs	COM'L.	S	140	190	140	190	120	170	
		Open, $f = fMAX^{(4)}$		니	120	170	120	170	100	150	

1. Commercial only, 0°C to +70°C temperature range.

- Vcc = 5V, TA = +25°C for Typ., and are not production tested. Iccdc = 180mA (Typ.)
- 3. "X" in part numbers indicates power rating (SA or LA).
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DC ELECTRICAL CHARACTERISTICS

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾ (Vcc = $5.0V \pm 10\%$)

					IDT7133X45		IDT71	33X55	IDT7133	3X70/90	
		Test		IDT7143X45		IDT71	43X55	IDT7143	3X70/90		
Symbol	Parameter	Condition	Version		Typ.(2)	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL.	S L	230 210	320 290	230 210	315 285	230 210	310 280	mA
	(Both Ports Active)	$f = fMAX^{(4)}$	COM'L.	S L	230 210	290 260	230 210	285 255	230 210	280 250	
ISB1	Standby Current (Both Ports — TTL	$\overline{\text{CEL}}$ and $\overline{\text{CER}} = \text{VIH}$ $f = \text{fMAX}^{(4)}$	MIL.	S L	25 25	80 70	25 25	80 70	25 25	75 65	mA
	Level Inputs)		COM'L.	S L	25 25	75 65	25 25	70 60	25 25	70 60	
ISB2	Standby Current (One Port — TTL	\overline{CE} "A" = VIL and \overline{CE} "B" = VIH ⁽⁵⁾ ,	MIL.	S L	120 100	210 190	120 100	210 190	120 100	200 180	mA
	Level Inputs)	f = fMAX ⁽⁴⁾ , Active Port Outputs Open	COM'L.	S L	120 100	190 170	120 100	180 160	120 100	180 160	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER > Vcc - 0.2V	MIL.	S L	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	mA
	CMOS Level Inputs)	$VIN > VCC - 0.2V \text{ or } VIN < 0.2V, f = 0^{(5)}$	COM'L.	S L	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (One Port — All	CE"A" < 0.2V and CE"B" > VCC - 0.2V ⁽⁶⁾	MIL.	S	120	200	120	200	120	190	mA
	CMOS Level Inputs)	VIN > VCC - 0.2V or		L	100	180	100	180	100	170	
		VIN < 0.2V Active Port Outputs	COM'L.	S	120	180	120	170	120	170	
		Open, $f = fMAX^{(4)}$		L	100	160	100	150	100	150	

NOTES:

2746 tbl 07

- Commercial only, 0°C to +70°C temperature range.
 Vcc = 5V, TA = +25°C for Typ., and are not production tested. Icccc = 180mA (Typ.)
- 3. "X" in part numbers indicates power rating (SA or LA).
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
 6. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DATA RETENTION CHARACTERISTICS

(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V


			IDT71:				
Symbol	Parameter	Test Condit	Min.	Тур.	Max.	Unit	
Vdr	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μΑ
		VIN ≥ VHC or ≤ VLC	COM'L.	_	100	1500	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time			0	1	-	ns
tR ⁽³⁾	Operation Recovery Time			trc ⁽²⁾	_		ns

NOTES:

2746 tbl 08

- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed but is not production tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

7.0 . <u>_</u> 0. 0 0.1121110110	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

2746 tbl 09




Figure 1. AC Output Load

Figure 2. Output Load (for tLz, tHz, twz, tow) *Including scope and jig

Figure 3. BUSY AC Output Load (IDT7133 only)

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾**


		IDT7133X20 ⁽²⁾ IDT7143X20 ⁽²⁾		IDT7133X25 IDT7143X25		IDT7133X35 IDT7143X35				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
READ CYCLE										
trc	Read Cycle Time	20	_	25	_	35	_	ns		
taa	Address Access Time	_	20	_	25	_	35	ns		
tACE	Chip Enable Access Time	_	20	_	25	_	35	ns		
taoe	Output Enable Access Time	_	12	_	15	_	20	ns		
tон	Output Hold from Address Change	3	_	0	_	0	-	ns		
tLZ	Output Low-Z Time ^(1, 3)	3	_	0	_	0	1	ns		
tHZ	Output High-Z Time ^(1, 3)	_	12	_	15	_	20	ns		
tpu	Chip Enable to Power Up Time ⁽³⁾	0	_	0	_	0	_	ns		
tPD	Chip Disable to Power Down Time ⁽³⁾	_	20	_	50	_	50	ns		

		IDT7133X45 IDT7143X45		IDT7133X55 IDT7143X55		IDT7133X70/90 IDT7143X70/90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max.		Unit
READ	CYCLE		•	•	•	•		
trc	Read Cycle Time	45	_	55	_	70/90	_	ns
taa	Address Access Time	_	45	_	55	_	70/90	ns
tACE	Chip Enable Access Time	_	45	_	55	_	70/90	ns
tAOE	Output Enable Access Time	_	25	_	30	_	40/40	ns
tон	Output Hold from Address Change	0	_	0	_	0/0	_	ns
tLZ	Output Low-Z Time ^(1, 3)	0	_	5	_	5/5	_	ns
tHZ	Output High-Z Time ^(1, 3)	1	20	_	20	_	25/25	ns
tpu	Chip Enable to Power Up Time ⁽³⁾	0 —		0	_	0/0	_	ns
tPD	Chip Disable to Power Down Time ⁽³⁾	_	50	_	50	_	50/50	ns


2746 tbl 10

- 1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 0°C to +70°C temperature range only.
 This parameter is guaranteed by device characterization, but is not production tested.
- 4. "X" in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1, 2, 4, 5)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3, 5)



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is deasserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 3. tbdd delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- 4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
- 5. $R/\overline{W} = V_{IH}$ and the address is valid prior to or coincident with \overline{CE} transition Low.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾

		IDT7133X20 ⁽²⁾ IDT7143X20 ⁽²⁾		IDT7133X25 IDT7143X25		IDT7133X35 IDT7143X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time ⁽⁴⁾	20	_	25	_	35	_	ns
tew	Chip Enable to End-of-Write	15	_	20	_	25	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	25	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width ⁽⁶⁾	15	_	20	_	25	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	15	_	20	_	ns
tHZ	Output High-Z Time ^(1,3)	_	12	_	15	_	20	ns
tDH	Data Hold Time ⁽⁵⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,3)		12		15		20	ns
tow	Output Active from End-of-Write ^(1,3,5)	0	_	0	_	0	_	ns

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾

			7133X45 7143X45	IDT71:		IDT7133X70/90 IDT7143X70/90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time ⁽⁴⁾	45	_	55	_	70/90	_	ns
tEW	Chip Enable to End-of-Write	30	_	40	_	50/50	_	ns
taw	Address Valid to End-of-Write	30	_	40	_	50/50	_	ns
tas	Address Set-up Time	0	_	0	_	0/0	_	ns
twp	Write Pulse Width ⁽⁶⁾	30	_	40	_	50/50	_	ns
twr	Write Recovery Time	0	_	0	_	0/0	_	ns
tow	Data Valid to End-of-Write	20	_	25	_	30/30	_	ns
tHZ	Output High-Z Time ^(1,3)		20	_	20	_	25/25	ns
tDH	Data Hold Time ⁽⁵⁾	5	_	5	_	5/5	_	ns
twz	Write Enable to Output in High-Z ^(1,3)	_	20	_	20	_	25/25	ns
tow	Output Active from End-of-Write ^(1,3,5)	5	_	5	_	5/5	_	ns

NOTES:

2746 tbl 11

- 1. Transition is measured $\pm\,500$ mV from Low or High-impedance voltage from the Output Test Load (Figure 2)..
- 2. 0° C to +70°C temperature range only.
- 3. This parameter is guaranteed by device characterization but is not <u>pr</u>oduction tested.
- 4. For MASTER/SLAVE combination, two = tbaa + twr + twp, since $R\overline{W}$ = VIL must occur after tbaa.
- 5. The specification for toH must be met by the device supplying write data to the RAM under all operation conditions. Although toH and tow values will very over voltage and temperature, the actual toH will always be smaller than the actual tow.
- 6. This parameter is determined by device characterization, but is not production tested. Transition is measured ±200mV from steady state with the Output Test Load (Figure 2).
- 7. "X" in part number indicates power rating (SA or LA).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾

		IDT7133X20 ⁽¹⁾ IDT7143X20 ⁽¹⁾		IDT7133X25 IDT7143X25		IDT7133X35 IDT7143X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	/ING (For MASTER IDT7133)							
tbaa	BUSY Access Time from Address	_	20	_	20	_	30	ns
tBDA	BUSY Disable Time from Address	_	20	_	20	_	30	ns
tBAC	BUSY Access Time from Chip Enable	_	20	_	20	_	25	ns
tBDC	BUSY Disable Time from Chip Enable	_	17	_	20	_	25	ns
twdd	Write Pulse to Data Delay ⁽²⁾	_	40	_	50	_	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	_	30	_	35	_	45	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	25	_	30	_	35	ns
taps	Arbitration Priority Set Up Time ⁽⁴⁾	5		5		5	_	ns
twH	Write Hold After BUSY ⁽⁶⁾	20	_	20	_	25	_	ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)							
twB	BUSY Input to Write ⁽⁵⁾	0	_	0	_	0	_	ns
twH	Write Hold After BUSY ⁽⁶⁾	20		20		25		ns
twdd	Write Pulse to Data Delay ⁽²⁾		40		50		60	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	_	30	_	35	_	45	ns

2746 tbl 12

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾


		IDT7133X45 IDT7143X45			IDT7133X55 IDT7143X55		IDT7133X70/90 IDT7143X70/90	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (For MASTER IDT7133)							
tbaa	BUSY Access Time from Address	_	40	_	40	_	45/45	ns
tBDA	BUSY Disable Time from Address	_	40	_	40		45/45	ns
tBAC	BUSY Access Time from Chip Enable	_	30	_	35	_	35/35	ns
tBDC	BUSY Disable Time from Chip Enable	_	25	_	30	_	30/30	ns
twdd	Write Pulse to Data Delay ⁽²⁾	_	80	_	80	_	90/90	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	_	55	_	55	_	70/70	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		40		40		40/40	ns
taps	Arbitration Priority Set Up Time ⁽⁴⁾	5	1	5	_	5/5	1	ns
twн	Write Hold After BUSY ⁽⁶⁾	30	_	30	_	30/30	_	ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)							
twB	BUSY Input to Write ⁽⁵⁾	0	_	0	_	0/0	_	ns
twн	Write Hold After BUSY (6)	30	_	30	_	30/30	_	ns
twdd	Write Pulse to Data Delay ⁽²⁾	_	80		80	_	90/90	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	_	55	_	55	_	70/70	ns

NOTES:


2746 tbl 12

- 1. 0°C to +70°C temperature range only.
- 2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy".
- 3. tbdd is calculated parameter and is greater of 0, twdd twp (actual), or tddd tdw (actual).
- To ensure that the earlier of the two ports wins.
 To ensure that the write cycle is inhibited on port "B" during contention on port "A".
 To ensure that a write cycle is completed on port "B" after contention on port "A".
 "X" in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 5, 8)




WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = V_{IL} and a R/ \overline{W} = V_{IL}.
- 3. twn is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. This parameter is determined by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output Test Load (Figure 2)
- 8. If \overline{OE} is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is High during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. R/\overline{W} for either upper or lower byte.


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (1, 2, 3)



NOTES:

- 1. To ensure that the earlier of the two ports wins, taps is ignored for Slave (IDT7143).
- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH \overline{BUSY} (M/ \overline{S} = VIL)




NOTES

- 1. twn must be met for both $\overline{\text{BUSY}}$ input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W "B", until BUSY "B" goes High.
- 3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING ⁽¹⁾



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESSES (1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT7133 only).

FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7133/43 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ High). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Truth Table I.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by using the IDT7143 (SLAVE). In the IDT7143, the busy pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low. The busy outputs on the IDT 7133 RAM are open drain and require pull-up resistors.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7133/43 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7133 RAM the busy pin is an output and on the IDT7143 RAM, the busy pin is an input (see Figure 4).




Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT7133 (MASTER) and the IDT7143 (SLAVE).

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has $\overline{\text{BUSY}}$ inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

6.14 15

TRUTH TABLE I — NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

LEFT OR RIGHT PORT ⁽¹⁾				RT ⁽¹⁾		
R/WLB	R/₩uв	CE	ŌĒ	I/O ₀₋₇	I/O8-15	Function
Х	Х	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
Х	Х	Н	Х	Z	Z	CER = CEL = VIH, Power Down Mode, ISB1 or ISB3
L	L	L	Χ	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾
L	Н	L	L	DATAIN	DATAout	Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾
Н	L	∟	L	DATAout	DATAIN	Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾
L	Н	L	Η	DATAIN	Z	Data on Lower Byte Written into Memory ⁽²⁾
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory ⁽²⁾
Н	Н	L	L	DATAout	DATAout	Data in Memory Output on Lower Byte and Upper Byte
Н	Н	L	Ι	Z	Z	High Impedance Outputs

NOTES:

2746 tbl 13

- 1. AOL A10L \neq AOR A10R.
- 2. If $\overline{BUSY} = V_{IL}$, data is not written.
- 3. If $\overline{\text{BUSY}} = \text{V}_{\text{IL}}$, data may not be valid, see two and too timing.
- 4. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z" = High-Impedance, "LB" = Lower Byte, "UB" = Upper Byte.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION


Inputs			Out	puts	
CEL	CE R	A0L-A10L A0R-A10R	BUSY _L (1)	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2746 tbl 14

- Pins BUSYL and BUSYR are both outputs on the IDT7133 (MASTER). Both are inputs on the IDT7143 (SLAVE). On Slaves the BUSY input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

ORDERING INFORMATION



2746 drw 16