

#### Data Sheet

### October 1999 File Number 2919.5

# 1.4MHz, Low Power CMOS Operational Amplifiers

The ICL761X/762X/764X series is a family of monolithic CMOS operational amplifiers. These devices provide the designer with high performance operation at low supply voltages and selectable quiescent currents, and are an ideal design tool when ultra low input current and low power dissipation are desired.

The basic amplifier will operate at supply voltages ranging from  $\pm 1V$  to  $\pm 8V$ , and may be operated from a single Lithium cell.

A unique quiescent current programming pin allows setting of standby current to 1mA, 100 $\mu$ A, or 10 $\mu$ A, with no external components. This results in power consumption as low as 20 $\mu$ W. The output swing ranges to within a few millivolts of the supply voltages.

Of particular significance is the extremely low (1pA) input current, input noise current of  $0.01 pA/\sqrt{Hz}$ , and  $10^{12}\Omega$  input impedance. These features optimize performance in very high source impedance applications.

The inputs are internally protected. Outputs are fully protected against short circuits to ground or to either supply.

AC performance is excellent, with a slew rate of 1.6V/ $\mu$ s, and unity gain bandwidth of 1MHz at I<sub>Q</sub> = 1mA.

Because of the low power dissipation, junction temperature rise and drift are quite low. Applications utilizing these features may include stable instruments, extended life designs, or high density packages.

# **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
ICL7611BCPA	0 to 70	8 Ld PDIP - B Grade	E8.3
ICL7611DCPA	0 to 70	8 Ld PDIP - D Grade	E8.3
ICL7611DCBA	0 to 70	8 Ld SOIC - D Grade	M8.15
ICL7611DCBA-T	0 to 70	8 Ld SOIC - D Grade Tape and Reel	M8.15
ICL7612BCPA	0 to 70	8 Ld PDIP - B Grade	E8.3
ICL7612DCPA	0 to 70	8 Ld PDIP - D Grade	E8.3
ICL7612DCBA	0 to 70	8 Ld SOIC - D Grade	M8.15
ICL7612DCBA-T	0 to 70	8 Ld SOIC - D Grade Tape and Reel	M8.15

#### Features


•	Wide Operating	Voltage	Range		$\pm 1V$ to $\pm 8V$
---	----------------	---------	-------	--	----------------------

- Programmable Power Consumption..... Low as 20µW
- Input Current Lower Than BIFETs ..... 1pA (Typ)
- Output Voltage Swing ..... V+ and V-
- Input Common Mode Voltage Range Greater Than Supply Rails (ICL7612)

## Applications

- Portable Instruments
- Telephone Headsets
- Hearing Aid/Microphone Amplifiers
- Meter Amplifiers
- Medical Instruments
- · High Impedance Buffers

#### **Pinouts**



#### **Absolute Maximum Ratings**

#### **Operating Conditions**

Temperature Range

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	$\theta_{JA}$ (°C/W)
PDIP Package	130
SOIC Package	170
Maximum Junction Temperature (Plastic Package)	150 <sup>0</sup> C
Maximum Storage Temperature Range	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Long term offset voltage stability will be degraded if large input differential voltages are applied for long periods of time.
- The outputs may be shorted to ground or to either supply, for V<sub>SUPPLY</sub> ≤10V. Care must be taken to insure that the dissipation rating is not exceeded.

3.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

		TEST		ICL761	ICL7611B, ICL7612B			ICL7611D, ICL7612D		
PARAMETER	SYMBOL	CONDITIONS	TEMP ( <sup>o</sup> C)	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
Input Offset Voltage	V <sub>OS</sub>	$R_{S} \le 100 k\Omega$	25	-	-	5	-	-	15	mV
			Full	-	-	7	-	-	20	mV
Temperature Coefficient of V <sub>OS</sub>	$\Delta V_{OS} / \Delta T$	$R_S \le 100 k\Omega$	-	-	15	-	-	25	-	μV/ <sup>o</sup> C
Input Offset Current	IOS		25	-	0.5	30	-	0.5	30	pА
			Full	-	-	300	-	-	300	pА
Input Bias Current	I <sub>BIAS</sub>		25	-	1.0	50	-	1.0	50	pА
			Full	-	-	400	-	-	400	pА
Common Mode	V <sub>CMR</sub>	I <sub>Q</sub> = 10μA	25	±4.4	-	-	±4.4	-	-	V
Voltage Range (Except ICL7612)		I <sub>Q</sub> = 100μA	25	±4.2	-	-	±4.2	-	-	V
		I <sub>Q</sub> = 1mA	25	±3.7	-	-	±3.7	-	-	V
Extended Common Mode Voltage Range (ICL7612 Only)	V <sub>CMR</sub>	I <sub>Q</sub> = 10μA	25	±5.3	-	-	±5.3	-	-	V
		I <sub>Q</sub> = 100μA	25	+5.3, -5.1	-	-	+5.3, -5.1	-	-	V
		I <sub>Q</sub> = 1mA	25	+5.3, -4.5	-	-	+5.3, -4.5	-	-	V
Output Voltage Swing Vo	VOUT	$I_Q = 10\mu A$ , $R_L = 1M\Omega$	25	±4.9	-	-	±4.9	-	-	V
			Full	±4.8	-	-	±4.8	-	-	V
		$I_Q$ = 100μA, R <sub>L</sub> = 100kΩ	25	±4.9	-	-	±4.9	-	-	V
			Full	±4.8	-	-	±4.8	-	-	V
		$I_Q = 1mA, R_L = 10k\Omega$	25	±4.5	-	-	±4.5	-	-	V
			Full	±4.3	-	-	±4.3	-	-	V
Large Signal Voltage	A <sub>VOL</sub>	$V_{O} = \pm 4.0V, R_{L} = 1M\Omega,$ $I_{Q} = 10\mu A$	25	80	104	-	80	104	-	dB
Gain			Full	75	-	-	75	-	-	dB
		$V_{O} = \pm 4.0$ V, $R_{L} = 100$ k $\Omega$ , $I_{Q} = 100$ µA	25	80	102	-	80	102	-	dB
			Full	75	-	-	75	-	-	dB
		$V_{O} = \pm 4.0V, R_{L} = 10k\Omega,$	25	76	83	-	76	83	-	dB
		I <sub>Q</sub> = 1mA	Full	72	-	-	72	-	-	dB

#### Electrical Specifications V<sub>SUPPLY</sub> = ±5V, Unless Otherwise Specified

		TEST		ICL76	11B, ICL	7612B	ICL7611D, ICL7612D			
PARAMETER	SYMBOL	CONDITIONS	TEMP ( <sup>o</sup> C)	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
Unity Gain Bandwidth	GBW	I <sub>Q</sub> = 10μA	25	-	0.044	-	-	0.044	-	MHz
		I <sub>Q</sub> = 100μA	25	-	0.48	-	-	0.48	-	MHz
		I <sub>Q</sub> = 1mA	25	-	1.4	-	-	1.4	-	MHz
Input Resistance	R <sub>IN</sub>		25	-	10 <sup>12</sup>	-	-	10 <sup>12</sup>	-	Ω
Common Mode	CMRR	$R_{S} \leq 100 k\Omega, I_{Q} = 10 \mu A$	25	70	96	-	70	96	-	dB
Rejection Ratio		$R_{S} \leq 100 k\Omega, I_{Q} = 100 \mu A$	25	70	91	-	70	91	-	dB
		$R_{S} \leq 100 k\Omega, I_{Q} = 1 mA$	25	60	87	-	60	87	-	dB
Power Supply	PSRR	$R_{S} \leq 100 k\Omega, I_{Q} = 10 \mu A$	25	80	94	-	80	94	-	dB
Rejection Ratio (V <sub>SUPPLY</sub> = ±8V to		$R_{S} \leq 100 k\Omega, I_{Q} = 100 \mu A$	25	80	86	-	80	86	-	dB
±2V)		$R_{S} \leq 100 k\Omega, I_{Q} = 1 mA$	25	70	77	-	70	77	-	dB
Input Referred Noise Voltage	e <sub>N</sub>	R <sub>S</sub> = 100Ω, f = 1kHz	25	-	100	-	-	100	-	nV/√Hz
Input Referred Noise Current	i <sub>N</sub>	R <sub>S</sub> = 100Ω, f = 1kHz	25	-	0.01	-	-	0.01	-	pA/√Hz
Supply Current (No Signal, No Load)	ISUPPLY	$I_Q SET = +5V$ , Low Bias	25	-	0.01	0.02	-	0.01	0.02	mA
		I <sub>Q</sub> SET = 0V, Medium Bias	25	-	0.1	0.25	-	0.1	0.25	mA
		I <sub>Q</sub> SET = -5V, High Bias	25	-	1.0	2.5	-	1.0	2.5	mA
Channel Separation	V <sub>O1</sub> /V <sub>O2</sub>	A <sub>V</sub> = 100	25	-	120	-	-	120	-	dB
Slew Rate	SR	$I_Q = 10\mu A, R_L = 1M\Omega$	25	-	0.016	-	-	0.016	-	V/µs
$(A_V = 1, C_L = 100 pF, V_{IN} = 8 V_{P-P})$		$I_Q = 100\mu A, R_L = 100k\Omega$	25	-	0.16	-	-	0.16	-	V/µs
		$I_Q = 1$ mA, $R_L = 10$ k $\Omega$	25	-	1.6	-	-	1.6	-	V/µs
Rise Time	t <sub>r</sub>	$I_Q = 10\mu A, R_L = 1M\Omega$	25	-	20	-	-	20	-	μs
$(V_{IN} = 50mV, C_L = 100pF)$		$I_Q = 100\mu A, R_L = 100k\Omega$	25	-	2	-	-	2	-	μs
/		$I_Q = 1mA, R_L = 10k\Omega$	25	-	0.9	-	-	0.9	-	μs
Overshoot Factor	OS	$I_Q = 10\mu A, R_L = 1M\Omega$	25	-	5	-	-	5	-	%
(V <sub>IN</sub> = 50mV, C <sub>L</sub> = 100pF)		$I_Q = 100\mu A$ , $R_L = 100k\Omega$	25	-	10	-	-	10	-	%
		$I_Q = 1$ mA, $R_L = 10$ k $\Omega$	25	-	40	-	-	40	-	%

## **Electrical Specifications** V<sub>SUPPLY</sub> = ±5V, Unless Otherwise Specified (Continued)


**Electrical Specifications**  $V_{SUPPLY} = \pm 1V$ ,  $I_Q = 10\mu A$ , Unless Otherwise Specified

PARAMETER		TEST CONDITIONS	ТЕМР	ICL7611B, ICL7612B			
	SYMBOL		(°C)	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>OS</sub>	$R_S \le 100 k\Omega$	25	-	-	5	mV
			Full	-	-	7	mV
Temperature Coefficient of VOS	$\Delta V_{OS} / \Delta T$	$R_{S} \leq 100 k\Omega$	-	-	15	-	μV/ <sup>o</sup> C
Input Offset Current	I <sub>OS</sub>		25	-	0.5	30	pА
			Full	-	-	300	pА
Input Bias Current	I <sub>BIAS</sub>		25	-	1.0	50	pА
			Full	-	-	500	pА
Common Mode Voltage Range (Except ICL7612)	V <sub>CMR</sub>		25	±0.6	-	-	V

		TEST CONDITIONS	ТЕМР	ICL7611B, ICL7612B			
PARAMETER	SYMBOL		(°C)	MIN	TYP	MAX	UNITS
Extended Common Mode Voltage Range (ICL7612 Only)	VCMR		25	+0.6 to -1.1	-	-	V
Output Voltage Swing	VOUT	$R_L = 1M\Omega$	25	±0.98	-	-	V
			Full	±0.96	-	-	V
Large Signal Voltage Gain	A <sub>VOL</sub>	$V_{O} = \pm 0.1 V, R_{L} = 1 M \Omega$	25	-	90	-	dB
			Full	-	80	-	dB
Unity Gain Bandwidth	GBW		25	-	0.044	-	MHz
Input Resistance	R <sub>IN</sub>		25	-	10 <sup>12</sup>	-	Ω
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 100 k\Omega$	25	-	80	-	dB
Power Supply Rejection Ratio	PSRR	$R_{S} \le 100 k\Omega$	25	-	80	-	dB
Input Referred Noise Voltage	e <sub>N</sub>	$R_S = 100\Omega$ , f = 1kHz	25	-	100	-	nV/√Hz
Input Referred Noise Current	i <sub>N</sub>	$R_S = 100\Omega$ , f = 1kHz	25	-	0.01	-	pA/√Hz
Supply Current	ISUPPLY	No Signal, No Load	25	-	6	15	μΑ
Slew Rate	SR	$\label{eq:alpha} \begin{array}{l} A_V = 1,  C_L = 100pF, \\ V_{IN} = 0.2V_{P-P},  R_L = 1M\Omega \end{array}$	25	-	0.016	-	V/µs
Rise Time	tr	$V_{IN}$ = 50mV, $C_L$ = 100pF $R_L$ = 1M $\Omega$	25	-	20	-	μs
Overshoot Factor	OS	$V_{IN} = 50 \text{mV}, C_{L} = 100 \text{pF}, R_{L} = 1 \text{M}\Omega$	25	-	5	-	%

# $\label{eq:superior} \mbox{Electrical Specifications} \quad V_{SUPPLY} = \pm 1 \mbox{V}, \mbox{ } I_Q = 10 \mbox{$\mu$A}, \mbox{ Unless Otherwise Specified (Continued)}$

# Schematic Diagram



# Application Information

## Static Protection

All devices are static protected by the use of input diodes. However, strong static fields should be avoided, as it is possible for the strong fields to cause degraded diode junction characteristics, which may result in increased input leakage currents.

## Latchup Avoidance

Junction-isolated CMOS circuits employ configurations which produce a parasitic 4-layer (PNPN) structure. The 4-layer structure has characteristics similar to an SCR, and under certain circumstances may be triggered into a low impedance state resulting in excessive supply current. To avoid this condition, no voltage greater than 0.3V beyond the supply rails may be applied to any pin. In general, the op amp supplies must be established simultaneously with, or before any input signals are applied. If this is not possible, the drive circuits must limit input current flow to 2mA to prevent latchup.

# Choosing the Proper IQ

The ICL7611 and ICL7612 have a similar I<sub>Q</sub> set-up scheme, which allows the amplifier to be set to nominal quiescent currents of 10µA, 100µA or 1mA. These current settings change only very slightly over the entire supply voltage range. The ICL7611/12 have an external I<sub>Q</sub> control terminal, permitting user selection of quiescent current. To set the I<sub>Q</sub> connect the I<sub>Q</sub> terminal as follows:

 $I_Q = 10\mu A - I_Q pin to V+$ 

 $I_Q$  = 100µA -  $I_Q$  pin to ground. If this is not possible, any voltage from V+ - 0.8 to V- +0.8 can be used.

 $I_Q = 1mA - I_Q pin to V-$ 

NOTE: The output current available is a function of the quiescent current setting. For maximum peak-to-peak output voltage swings into low impedance loads, IQ of 1mA should be selected.

# **Output Stage and Load Driving Considerations**

Each amplifiers' quiescent current flows primarily in the output stage. This is approximately 70% of the  $I_Q$  settings. This allows output swings to almost the supply rails for output loads of  $1M\Omega$ ,  $100k\Omega$ , and  $10k\Omega$ , using the output stage in a highly linear class A mode. In this mode, crossover distortion is avoided and the voltage gain is maximized. However, the output stage can also be operated in Class AB for higher output currents. (See graphs under Typical Operating Characteristics). During the transition from Class A to Class B operation, the output transfer characteristic is non-linear and the voltage gain decreases.

# Input Offset Nulling

Offset nulling may be achieved by connecting a 25K pot between the BAL terminals with the wiper connected to V+. At quiescent currents of 1mA and 100 $\mu$ A the nulling range provided is adequate for all V<sub>OS</sub> selections; however with

5

 $I_Q$  = 10µA, nulling may not be possible with higher values of  $V_{OS}.$ 

# Frequency Compensation

The ICL7611 and ICL7612 are internally compensated, and are stable for closed loop gains as low as unity with capacitive loads up to 100pF.

# Extended Common Mode Input Range

The ICL7612 incorporates additional processing which allows the input CMVR to exceed each power supply rail by 0.1V for applications where  $V_{SUPP} \ge \pm 1.5V$ . For those applications where  $V_{SUPP} \le \pm 1.5V$  the input CMVR is limited in the positive direction, but may exceed the negative supply rail by 0.1V in the negative direction (e.g., for  $V_{SUPPLY} = \pm 1V$ , the input CMVR would be +0.6V to -1.1V).

# Operation At V<sub>SUPPLY</sub> = ±1V

Operation at  $V_{SUPPLY} = \pm 1V$  is guaranteed at  $I_Q = 10\mu A$  for A and B grades only.

Output swings to within a few millivolts of the supply rails are achievable for  $R_L \geq 1M\Omega$ . Guaranteed input CMVR is  $\pm 0.6V$  minimum and typically +0.9V to -0.7V at  $V_{\mbox{SUPPLY}} = \pm 1V$ . For applications where greater common mode range is desirable, refer to the description of ICL7612 above.

# **Typical Applications**

The user is cautioned that, due to extremely high input impedances, care must be exercised in layout, construction, board cleanliness, and supply filtering to avoid hum and noise pickup.

Note that in no case is  $I_Q$  shown. The value of  $I_Q$  must be chosen by the designer with regard to frequency response and power dissipation.






FIGURE 1. SIMPLE FOLLOWER (NOTE 4)



NOTE:

4. By using the ICL7612 in this application, the circuit will follow rail to rail inputs.

FIGURE 2. LEVEL DETECTOR (NOTE 4)



NOTE: Low leakage currents allow integration times up to several hours.

#### FIGURE 3. PHOTOCURRENT INTEGRATOR






FIGURE 5. AVERAGING AC TO DC CONVERTER FOR A/D CONVERTERS SUCH AS ICL7106, ICL7107, ICL7109, ICL7116, ICL7117



NOTE: Since the output range swings exactly from rail to rail, frequency and duty cycle are virtually independent of power supply variations.

#### FIGURE 4. PRECISE TRIANGLE/SQUARE WAVE GENERATOR



#### FIGURE 6. BURN-IN AND LIFE TEST CIRCUIT






FIGURE 7. VOS NULL CIRCUIT



NOTES:

- 5. Note that small capacitors (25pF to 50pF) may be needed for stability in some cases.
- 6. The low bias currents permit high resistance and low capacitance values to be used to achieve low frequency cutoff.  $f_C = 10Hz$ ,  $A_{VCL} = 4$ , Passband ripple = 0.1dB.





# **Typical Performance Curves**

FIGURE 9. SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE




FIGURE 11. INPUT BIAS CURRENT vs TEMPERATURE

7





FIGURE 10. SUPPLY CURRENT PER AMPLIFIER vs FREE-AIR TEMPERATURE





### Typical Performance Curves (Continued)




FIGURE 13. LARGE SIGNAL FREQUENCY RESPONSE




FIGURE 15. POWER SUPPLY REJECTION RATIO vs FREE-AIR TEMPERATURE




FIGURE 17. OUTPUT VOLTAGE vs FREQUENCY

8




FIGURE 14. COMMON MODE REJECTION RATIO vs FREE-AIR TEMPERATURE




FIGURE 16. EQUIVALENT INPUT NOISE VOLTAGE vs FREQUENCY




FIGURE 18. OUTPUT VOLTAGE vs FREQUENCY

# Typical Performance Curves (Continued)




FIGURE 19. OUTPUT VOLTAGE vs SUPPLY VOLTAGE




FIGURE 21. OUTPUT SOURCE CURRENT vs SUPPLY VOLTAGE




FIGURE 23. OUTPUT VOLTAGE vs LOAD RESISTANCE




FIGURE 20. OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE






FIGURE 22. OUTPUT SINK CURRENT vs SUPPLY VOLTAGE





#### Typical Performance Curves (Continued)




FIGURE 25. VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE (I\_Q = 100 $\mu$ A)




FIGURE 26. VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE (I\_Q = 10 $\mu$ A)

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

# Sales Office Headquarters

NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029

10