

IRFI9634GPbF


HEXFET® Power MOSFET

- Advanced Process Technology
- Dynamic dv/dt Rating
- 150°C Operating Temperature
- Fast Switching
- P-Channel
- Fully Avalanche Rated
- Lead-Free

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.


The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



$$V_{DS} = -250V$$

$$R_{DS(on)} = 1.0\Omega$$

$$I_D = -4.1A$$



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V$	-4.1	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10V$	-2.6	
I_{DM}	Pulsed Drain Current ①	-16	
$P_D @ T_C = 25^\circ C$	Power Dissipation	35	W
	Linear Derating Factor	0.28	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	520	mJ
I_{AR}	Avalanche Current ①	-4.1	A
E_{AR}	Repetitive Avalanche Energy ①	3.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-5.0	V/ns
T_J	Operating Junction and	-55 to + 150	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf·in (1.1N·m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	3.6	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	65	

IRFI9634GPbF

International
IR Rectifier

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-250	---	---	V	V _{GS} = 0V, I _D = -250μA
ΔV _{(BR)DSS/ΔT_J}	Breakdown Voltage Temp. Coefficient	---	-0.27	---	V/°C	Reference to 25°C, I _D = -1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	---	---	1.0	Ω	V _{GS} = -10V, I _D = -2.5A ③
V _{GS(th)}	Gate Threshold Voltage	-2.0	---	-4.0	V	V _{DS} = V _{GS} , I _D = -250μA
g _{fs}	Forward Transconductance	2.2	---	---	S	V _{DS} = -50V, I _D = -4.1A
I _{DSS}	Drain-to-Source Leakage Current	---	---	-25	μA	V _{DS} = -250V, V _{GS} = 0V
		---	---	-250	μA	V _{DS} = -200V, V _{GS} = 0V, T _J = 150°C
I _{GSS}	Gate-to-Source Forward Leakage	---	---	100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage	---	---	-100	nA	V _{GS} = -20V
Q _g	Total Gate Charge	---	---	38	nC	I _D = -4.1A
Q _{gs}	Gate-to-Source Charge	---	---	8.0	nC	V _{DS} = -200V
Q _{gd}	Gate-to-Drain ("Miller") Charge	---	---	18	nC	V _{GS} = -10V, See Fig. 6 and 13 ④
t _{d(on)}	Turn-On Delay Time	---	12	---	ns	V _{DD} = -130V I _D = -4.1A R _C = 12Ω R _D = 31Ω, See Fig. 10 ④
t _r	Rise Time	---	23	---		
t _{d(off)}	Turn-Off Delay Time	---	34	---		
t _f	Fall Time	---	21	---		
L _D	Internal Drain Inductance	---	4.5	---	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L _S	Internal Source Inductance	---	7.5	---		
C _{iss}	Input Capacitance	---	680	---	pF	V _{GS} = 0V V _{DS} = -25V f = 1.0MHz, See Fig. 5
C _{oss}	Output Capacitance	---	170	---		
C _{rss}	Reverse Transfer Capacitance	---	40	---		
C	Drain to Sink Capacitance	---	12	---		

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	---	---	-4.1	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	Pulsed Source Current (Body Diode) ①	---	---	-16		
V _{SD}	Diode Forward Voltage	---	---	-6.5	V	T _J = 25°C, I _S = -4.1A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	---	190	290	ns	T _J = 25°C, I _F = -4.1A
Q _{rr}	Reverse Recovery Charge	---	1.5	2.2	μC	di/dt = -100A/μs ④
t _{or}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

② Starting T_J = 25°C, L = 62mH
R_C = 25Ω, I_{AS} = -4.1A. (See Figure 12)

③ I_{SD} ≤ -4.1A, di/dt ≤ -640A/μs, V_{DD} ≤ V_{(BR)DSS},
T_J ≤ 150°C

④ Pulse width ≤ 300μs; duty cycle ≤ 2%.




Fig 1. Typical Output Characteristics,
 $T_J = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_J = 150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

IRFI9634GPbF

International
IR Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFI9634GPbF

International
IR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit



^ Reverse Polarity of D.U.T for P-Channel



*** $V_{GS} = 5.0V$ for Logic Level and 3V Drive Devices


Fig 14. For P-Channel HEXFETS

IRFI9634GPbF




TO-220 Full-Pak Package Outline

Dimensions are shown in millimeters (inches)



TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRFI840G
 WITH ASSEMBLY
 LOT CODE 3432
 ASSEMBLED ON WW 24 1999
 IN THE ASSEMBLY LINE "K"
Note: "P" in assembly line
 position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
 TAC Fax: (310) 252-7903
 07/04



Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier®, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN® are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.