

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/ Patent-Marking, pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices must be a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and




Data Sheet October 2013

N-Channel Logic Level UltraFET Power MOSFET 60 V, 71 A, 14 $m\Omega$

Packaging

JEDEC TO-263AB



Symbol



Features

- · Ultra Low On-Resistance
 - $r_{DS(ON)} = 0.012\Omega$, $V_{GS} = 10V$
 - $r_{DS(ON)} = 0.014\Omega$, $v_{GS} = 5V$
- Simulation Models
 - Temperature Compensated PSPICE® and SABER™ Electrical Models
 - Spice and SABER Thermal Impedance Models
 - www.fairchildsemi.com
- · Peak Current vs Pulse Width Curve
- · UIS Rating Curve
- Switching Time vs R_{GS} Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND		
HUF76439S3ST	TO-263AB	76439S		

Absolute Maximum Ratings T _C = 25°C, Unless Otherwise Specified		
	HUF76439S3ST	UNITS
Drain to Source Voltage (Note 1)V _{DSS}	60	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	60	V
Gate to Source Voltage	±16	V
Drain Current		
Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 5V$)	75	Α
Continuous ($T_C = 25^{\circ}$ C, $V_{GS} = 10V$) (Figure 2)	75	Α
Continuous ($T_C = 100^{\circ}$ C, $V_{GS} = 5V$)	54	Α
Continuous ($T_C = 100^{\circ}$ C, $V_{GS} = 4.5$ V) (Figure 2)	52	Α
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating UIS	Figures 6, 17, 18	
Power Dissipation	180	W
Derate Above 25°C	1.20	W/oC
Operating and Storage TemperatureT _J , T _{STG}	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°С
Package Body for 10s, See Techbrief TB334	260	°C
NOTES:		

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html
For severe environments, see our Automotive HUFA series.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

HUF76439S3S

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified


PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS		•		•		•	
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250 \mu A, V_{GS} = 0$	V (Figure 12)	60	-	-	V
		$I_D = 250 \mu A, V_{GS} = 0$	V , T _C = -40 ^o C (Figure 12)	55	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 55V, V _{GS} = 0V		-	-	1	μΑ
		$V_{DS} = 50V, V_{GS} = 0V$	V, T _C = 150 ^o C	-	-	250	μΑ
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±16V		-	-	±100	nA
ON STATE SPECIFICATIONS						I	
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250$	μΑ (Figure 11)	1	-	3	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 75A, V _{GS} = 10V	(Figures 9, 10)	-	0.010	0.012	Ω
		I _D = 54A, V _{GS} = 5V ((Figure 9)	-	0.0117	0.014	Ω
		I _D = 52A, V _{GS} = 4.5\	/ (Figure 9)	-	0.0125	0.015	Ω
THERMAL SPECIFICATIONS						I	1
Thermal Resistance Junction to Case	$R_{ heta JC}$	TO-263AB		-	-	0.96	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	62	°C/W
SWITCHING SPECIFICATIONS (VGS	= 4.5V)			1			1
Turn-On Time	ton	V _{DD} = 30V, I _D = 52A		-	-	470	ns
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 4.5V, R_{GS} = 3$	3.9Ω	-	16	-	ns
Rise Time	t _r	(Figures 15, 21, 22)		-	300	-	ns
Turn-Off Delay Time	t _d (OFF)			-	29	-	ns
Fall Time	t _f			-	105	-	ns
Turn-Off Time	tOFF			-	-	200	ns
SWITCHING SPECIFICATIONS (VGS	= 10V)					ı	
Turn-On Time	ton	$V_{DD} = 30V, I_{D} = 75A$			-	205	ns
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 10V,$ $R_{GS} = 3.9\Omega$ (Figures 16, 21, 22)		-	11	-	ns
Rise Time	t _r			-	125	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	45	-	ns
Fall Time	t _f			/ -	125	-	ns
Turn-Off Time	tOFF			/ -	-	255	ns
GATE CHARGE SPECIFICATIONS	I	1		1	-		
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V	V _{DD} = 30V,	-	70	84	nC
Gate Charge at 5V	Q _{g(5)}	$V_{GS} = 0V \text{ to } 5V$ $V_{GS} = 0V \text{ to } 1V$ $I_{D} = 50A,$ $I_{g(REF)} = 1.0\text{mA}$ (Figures 14, 19, 20)	-	38	45	nC	
Threshold Gate Charge	Q _{g(TH)}		-	2.5	3	nC	
Gate to Source Gate Charge	Q _{gs}		-	8	-	nC	
Gate to Drain "Miller" Charge	Q _{gd}			-	19	-	nC
CAPACITANCE SPECIFICATIONS		1	+	·			
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 13)		-	2745	-	pF
Output Capacitance	C _{OSS}			-	840	-\	pF
Reverse Transfer Capacitance	C _{RSS}			_	145	-	pF

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	I _{SD} = 54A	-	-	1.25	V
		I _{SD} = 27A	-	-	1.00	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 54A$, $dI_{SD}/dt = 100A/\mu s$	-	-	72	ns
Reverse Recovered Charge	Q _{RR}	$I_{SD} = 54A$, $dI_{SD}/dt = 100A/\mu s$	-	-	140	nC

©2001 Fairchild Semiconductor Corporation HUF76439S3S Rev. C0

Typical Performance Curves






FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY

©2001 Fairchild Semiconductor Corporation HUF76439S3S Rev. C0

Typical Performance Curves (Continued)




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE VS JUNCTION TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE





FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

©2001 Fairchild Semiconductor Corporation

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT





FIGURE 22. SWITCHING TIME WAVEFORM

©2001 Fairchild Semiconductor Corporation

PSPICE Electrical Model

```
.SUBCKT HUF76439 2 1 3; rev 17 June 1999
```

```
CA 12 8 3.70e-9
CB 15 14 3.80e-9
CIN 6 8 2.60e-9
```



.ENDS

.MODEL RVTHRESMOD RES (TC1 = -2.65e-3 TC2 = -7.94e-6) .MODEL RVTEMPMOD RES (TC1 = -1.39e- 3TC2 = -2.13e-7)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.0 VOFF= -2.5) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.5 VOFF= -6.0) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.5 VOFF= 0.0) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.0 VOFF= -0.5)

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

©2001 Fairchild Semiconductor Corporation

SABER Electrical Model

```
REV 17 June 1999
template ta76445 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 2.52e-12, cjo = 2.82e-9, tt = 4.90e-8, m = 0.43)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 2.28e-9, is = 1e-30, m = 0.85)
m..model mmedmod = (type=_n, vto = 1.88, kp = 2.1, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 2.31, kp = 137, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 1.65, kp = 0.05, is = 1e-30, tox = 1)
                                                                                                                                               LDRAIN
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6, voff = -2.5)
sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -2.5, voff = -6)
                                                                                           DPLCAP
                                                                                                                                                           DRAIN
                                                                                       10
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -0.5, voff = 0)
                                                                                                                                              RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0, voff = -0.5)
                                                                                                         RSLC1
                                                                                                                       RDBREAK
c.ca n12 n8 = 3.70e-9
                                                                                         RSLC2
                                                                                                                                 72
c.cb n15 n14 = 3.80e-9
                                                                                                                                              RDBODY
                                                                                                            ISCL
c.cin n6 n8 = 2.60e-9
                                                                                                                         DBREAK
                                                                                                          50
d.dbody n7 n71 = model=dbodymod
                                                                                                         RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                                     6
8
                                                                              ESG
                                                                                                                                  11
d.dplcap n10 n5 = model=dplcapmod
                                                                                            EVTHRES
                                                                                                             16
                                                                                                         21
                                                                                               \left(\frac{19}{8}\right)
i.it n8 n17 = 1
                                                                                                                           MWEAK
                                                         LGATE
                                                                            EVTEMF
                                                                                                                                              DBODY
                                                                   RGATE
                                                                                                                           EBREAK
                                                                               18
22
                                                                                                            MMED
I.ldrain n2 n5 = 1e-9
                                                                           20
I.lgate n1 n9 = 5.17e-9
                                                                                                        MSTRO
                                                        RLGATE
I.Isource n3 n7 = 2.33e-9
                                                                                                                                              LSOURCE
                                                                                                   CIN
                                                                                                                                                          SOURCE
                                                                                                              8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                                          RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                                             RLSOURCE
res.rbreak n17 n18 = 1, tc1 = 1.19e-3, tc2 = -1.91e-7
                                                                                                                               RBREAK
res.rdbody n71 n5 = 3.53e-3, tc1 = 1.79e-3, tc2 = 1.27e-6
res.rdbreak n72 n5 = 1.95e-1, tc1 = 9.01e-4, tc2 = 2.07e-6 res.rdrain n50 n16 = 4.72e-3, tc1 = 1.15e-2, tc2 = 3.07e-5
                                                                                                                                            RVTEMP
                                                                                         a SZB
res.rgate n9 n20 = 0.88
                                                                                     13
                                                                                                  СВ
                                                                                                                                            19
                                                                     CA
res.rldrain n2 n5 = 10
                                                                                                                         IT (↑
res.rlgate n1 n9 = 51.7
                                                                                                                                              VBAT
res.rlsource n3 n7 = 23.3
                                                                                 EGS
                                                                                              EDS
res.rslc1 n5 n51 = 1e-6, tc1 = 9.92e-4, tc2 = 1.23e-6
                                                                                                                       8
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 4.43e-3, tc1 = 0, tc2 = 0
                                                                                                                               RVTHRES
res.rvtemp n18 n19 = 1, tc1 = -1.39e-3, tc2 = -2.13e-7
res.rvthres n22 n8 = 1, tc1 = -2.65e-3, tc2 = -7.94e-6
spe.ebreak n11 n7 n17 n18 = 66.25
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/225))** 3.5))
```

SPICE Thermal Model

REV 23 June 1999

HUF76439T


CTHERM1 th 6 3.00e-3 CTHERM2 6 5 1.90e-2 CTHERM3 5 4 6.95e-3 CTHERM4 4 3 7.00e-3 CTHERM5 3 2 2.95e-2 CTHERM6 2 tl 12.55 RTHERM1 th 6 6.32e-3 RTHERM2 6 5 1.57e-2 RTHERM3 5 4 4.43e-2 RTHERM4 4 3 2.49e-1

RTHERM5 3 2 3.75e-1 RTHERM6 2 tl 4.98e-2

SABER Thermal Model

SABER thermal model HUF76445T

template thermal_model th tl thermal_c th, tl $\{$ ctherm.ctherm1 th 6 = 3.00e-3 ctherm.ctherm2 6 5 = 1.90e-2 ctherm.ctherm3 5 4 = 6.95e-3 ctherm.ctherm4 4 3 = 7.00e-3 ctherm.ctherm5 3 2 = 2.95e-2 ctherm.ctherm6 2 tl = 12.55 rtherm.rtherm1 th 6 = 6.32e-3 rtherm.rtherm2 6 5 = 1.57e-2 rtherm.rtherm3 5 4 = 4.43e-2 rtherm.rtherm5 3 2 = 3.75e-1 rtherm.rtherm6 2 tl = 4.98e-2





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP®* BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™

Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™ FETBench™ FPS™

F-PFS™ FRFET®

Global Power ResourceSM GreenBridge™ Green FPS™ Green FPS™ e-Series™ Gmax™

GTO™ IntelliMAX™ ISOPLANAR™ Marking Small Speakers Sound Louder and Better™

MegaBuck™ MIČROCOUPLER™ MicroFET™ MicroPak™

MicroPak2™ MillerDrive™ MotionMax™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR® ()_® PowerTrench® PowerXS™

Programmable Active Droop™ OFFT®

QFĔT QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™ Solutions for Your Success™ SPM®

STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™ SYSTEM ®*
GENERAL TinyBoost[®] TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ Tinẏ́Wire™ TranSiC™ TriFault Detect™ TRUECURRENT®*

 $\mu_{\!\scriptscriptstyle
m Ser}$ UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™

µSerDes™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICYFAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their

parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary First Production Datasheet contains preliminary data; supplementary data will be published date. Fairchild Semiconductor reserves the right to make changes at any to notice to improve design.		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production Datasheet contains final specifications. Fairchild Semicond make changes at any time without notice to improve the de		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.