# **HEF4044B**

# Quad R/S latch with 3-state outputs

Rev. 10 — 18 November 2011

**Product data sheet** 

# 1. General description

The HEF4044B is a quad R/S latch with 3-state outputs, with a common output enable input (OE). Each latch has an active LOW set input ( $1\overline{S}$  to  $4\overline{S}$ ), an active LOW reset input ( $1\overline{R}$  to  $4\overline{R}$ ) and an active HIGH 3-state output (1Q to 4Q).

When OE is HIGH, the latch output (nQ) is determined by the  $n\overline{R}$  and  $n\overline{S}$  inputs as shown in Table 3. When OE is LOW, the latch outputs are in the high impedance OFF-state. OE does not affect the state of the latch. The high impedance off-state feature allows common bussing of the outputs.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$  (usually ground). Unused inputs must be connected to  $V_{DD}$ ,  $V_{SS}$ , or another input.

### 2. Features and benefits

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

# 3. Applications

■ Four-bit storage with output enable

# 4. Ordering information

#### Table 1. Ordering information


All types operate from -40 °C to +85 °C.

Type number	Package	ackage								
	Name	Description	Version							
HEF4044BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4							
HEF4044BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1							




Quad R/S latch with 3-state outputs

# 5. Functional diagram



# 6. Pinning information

### 6.1 Pinning



### Quad R/S latch with 3-state outputs

# 6.2 Pin description

Table 2. Pin description

	•	
Symbol	Pin	Description
n.c.	2	not connected
1S to 4S	3, 7, 11, 15	set input (active LOW)
1R to 4R	4, 6, 12, 14	reset input (active LOW)
OE	5	common output enable input
V <sub>SS</sub>	8	ground supply voltage
1Q to 4Q	13, 9, 10, 1	3-state buffered latch output
$V_{DD}$	16	supply voltage

# 7. Functional description

Table 3. Function table[1]

Input			Output
OE	nS	nR	nQ
L	X	X	Z
Н	L	Н	Н
Н	X	L	L
Н	Н	Н	latched

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high impedance state.

# 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol	Parameter	Conditions	Min	Max	Unit
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{DD}$	supply voltage		-0.5	+18	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I <sub>I/O</sub> input/output current         -         ±10         mA           I <sub>DD</sub> supply current         -         50         mA           T <sub>stg</sub> storage temperature         -65         +150         °C           T <sub>amb</sub> ambient temperature         -40         +85         °C           P <sub>tot</sub> total power dissipation         T <sub>amb</sub> -40 °C to +85 °C           DIP16 package         [1]         -         750         mW	VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>DD</sub> supply current         -         50         mA           T <sub>stg</sub> storage temperature         -65         +150         °C           T <sub>amb</sub> ambient temperature         -40         +85         °C           P <sub>tot</sub> total power dissipation         T <sub>amb</sub> -40 °C to +85 °C           DIP16 package         [1]         -         750         mW	I <sub>OK</sub>	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
T <sub>stg</sub> storage temperature         -65         +150         °C           T <sub>amb</sub> ambient temperature         -40         +85         °C           P <sub>tot</sub> total power dissipation         T <sub>amb</sub> -40 °C to +85 °C           DIP16 package         [1]         -         750         mW	I <sub>I/O</sub>	input/output current		-	±10	mA
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I <sub>DD</sub>	supply current		-	50	mA
P <sub>tot</sub> total power dissipation $\frac{T_{amb}-40 \text{ °C to +85 °C}}{\text{DIP16 package}} \qquad \frac{\text{[1]}}{\text{10}} - 750 \text{ mW}$	T <sub>stg</sub>	storage temperature		-65	+150	°C
DIP16 package [1] - 750 mW	T <sub>amb</sub>	ambient temperature		-40	+85	°C
	P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> –40 °C to +85 °C			
SO16 package 2 - 500 mW			DIP16 package	<u>[1]</u> -	750	mW
			SO16 package	[2] _	500	mW
per output - 100 mW			per output	-	100	mW

<sup>[1]</sup> For DIP16 package: Ptot derates linearly with 12 mW/K above 70 °C.

<sup>[2]</sup> For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

### Quad R/S latch with 3-state outputs

# 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		3	-	15	V
V <sub>I</sub>	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V <sub>DD</sub> = 5 V	-	-	3.75	μs/V
		V <sub>DD</sub> = 10 V	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V

# 10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$ ;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	T <sub>amb</sub> =	-40 °C	T <sub>amb</sub> =	25 °C	T <sub>amb</sub> = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	1
$V_{IH}$	HIGH-level input voltage	I <sub>O</sub>   < 1 μΑ	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level input voltage	I <sub>O</sub>   < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>O</sub>   < 1 μA	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub> LOW-level output voltage	I <sub>O</sub>   < 1 μA	5 V	-	0.05	-	0.05	-	0.05	V	
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level output current	V <sub>O</sub> = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		V <sub>O</sub> = 4.6 V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V <sub>O</sub> = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V <sub>O</sub> = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I <sub>OL</sub>	LOW-level output current	V <sub>O</sub> = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
		V <sub>O</sub> = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V <sub>O</sub> = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I <sub>I</sub>	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I <sub>OZ</sub>	OFF-state output current	nQ output HIGH; returned to V <sub>DD</sub>	15 V	-	1.6	-	1.6	-	12.0	μА
		nQ output LOW; returned to V <sub>SS</sub>	15 V	-	1.6	-	1.6	-	12.0	μΑ

### Quad R/S latch with 3-state outputs

 Table 6.
 Static characteristics ...continued

 $V_{SS} = 0 \ V$ ;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> =	25 °C	T <sub>amb</sub> =	85 °C	Unit
				Min	Max	Min	Max	Min	Max	
I <sub>DD</sub>	supply current	I <sub>O</sub> = 0 A	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
Cı	input capacitance			-	-	-	7.5	-	-	pF

# 11. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C; for test circuit see <u>Figure 6</u>; unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	Extrapolation formula	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	nR to nQ; see	5 V	11 63 ns + (0.55 ns/pF)C <sub>L</sub>	-	90	185	ns
	propagation delay	Figure 4	10 V	29 ns + (0.23 ns/pF)C <sub>L</sub>	-	40	80	ns
			15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	60	ns
t <sub>PLH</sub>	LOW to HIGH	n <del>S</del> to nQ;	5 V	[1] 63 ns + (0.55 ns/pF)C <sub>L</sub>	-	90	180	ns
	propagation delay	see Figure 4	10 V	29 ns + (0.23 ns/pF)C <sub>L</sub>	-	40	80	ns
			15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	60	ns
t <sub>t</sub>	transition time	see Figure 4	5 V	10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C <sub>L</sub>	-	30	60	ns
		15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns	
t <sub>PHZ</sub>	HIGH to OFF-state	$OE \rightarrow nQ$ ;	5 V		-	50	100	ns
	propagation delay	see Figure 5	10 V		-	30	60	ns
			15 V		-	25	50	ns
t <sub>PLZ</sub>	LOW to OFF-state	$OE \rightarrow nQ$ ;	5 V		-	30	60	ns
	propagation delay see Figure 5	10 V		-	25	45	ns	
			15 V		-	20	40	ns
t <sub>PZH</sub>	OFF-state to HIGH	$OE \rightarrow nQ$ ;	5 V		-	50	100	ns
	propagation delay	see Figure 5	10 V		-	25	50	ns
			15 V		-	20	40	ns
t <sub>PZL</sub>	OFF-state to LOW	$OE \rightarrow nQ$ ;	5 V		-	50	95	ns
	propagation delay	see Figure 5	10 V		-	25	45	ns
			15 V		-	20	35	ns
t <sub>W</sub>	pulse width	nS input LOW;	5 V		30	15	-	ns
		minimum width;	10 V		20	10	-	ns
		see Figure 4	15 V		16	8	-	ns
		nR input LOW;	5 V		30	15	-	ns
		minimum width;	10 V		20	10	-	ns
		see Figure 4	15 V		16	8	-	ns

<sup>[1]</sup> The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown ( $C_L$  in pF).


#### Quad R/S latch with 3-state outputs

Table 8. Dynamic power dissipation  $P_D$ 

 $P_D$  can be calculated from the formulas shown.  $V_{SS}$  = 0 V;  $t_r$  =  $t_f \le 20$  ns;  $T_{amb}$  = 25 °C.

Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	where:
$P_{D}$	dynamic power	5 V	$P_D = 1300 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2$	f <sub>i</sub> = input frequency in MHz,
dissipation		10 V	$P_D = 5200 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2$	f <sub>o</sub> = output frequency in MHz,
		15 V	$P_D = 12900 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF,
				$V_{DD}$ = supply voltage in V,
				$\Sigma(f_0 \times C_L)$ = sum of the outputs.

### 12. Waveforms



Measurement points are given in Table 9.

Logic levels: V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Fig 4. Set (nS) and reset (nR) inputs pulse width and propagation delay to latch output (nQ) and output nQ transition time

### Quad R/S latch with 3-state outputs






Table 9. Measurement points

Supply voltage	Input		Output			
$V_{DD}$	V <sub>I</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>	
5 V to 15 V	V <sub>DD</sub> or V <sub>SS</sub>	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>	0.1V <sub>DD</sub>	0.9V <sub>DD</sub>	

### Quad R/S latch with 3-state outputs



#### a. Input waveform



#### b. Test circuit

Test and measurement data is given in Table 10.

Definitions test circuit:

DUT = Device Under Test.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

### Fig 6. Test circuit for measuring switching times

#### Table 10. Test data

Supply voltage	Input		Load		V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	$R_L$	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>
5 V to 15 V	$V_{DD}$	≤ 20 ns	50 pF	1 kΩ	open	$V_{DD}$	GND


**HEF4044B NXP Semiconductors** 

### Quad R/S latch with 3-state outputs

# 13. Package outline

### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



0.17

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.015

0.033

0.009

0.051

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT38-4					<del>95-01-14</del> 03-02-13	

0.73

0.1

0.12

0.31

0.24

Package outline SOT38-4 (DIP16) Fig 7.

0.02

0.13


HEF4044B

0.03

0.01

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig 8. Package outline SOT109-1 (SO16)

HEF4044B

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

### Quad R/S latch with 3-state outputs

# 14. Revision history

Table 11. Revision history

	-			
Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4044B v.10	20111118	Product data sheet	-	HEF4044B v.9
Modifications:	• Table 6: I <sub>OH</sub>	minimumvalues changed to ma	aximum	
HEF4044B v.9	20091215	Product data sheet	-	HEF4044B v.8
HEF4044B v.8	20091127	Product data sheet	-	HEF4044B v.7
HEF4044B v.7	20090721	Product data sheet	-	HEF4044B v.6
HEF4044B v.6	20081111	Product data sheet	-	HEF4044B v.5
HEF4044B v.5	20080812	Product data sheet	-	HEF4044B v.4
HEF4044B v.4	20080717	Product data sheet	-	HEF4044B_CNV v.3
HEF4044B_CNV v.3	19950101	Product specification	-	HEF4044B_CNV v.2
HEF4044B_CNV v.2	19950101	Product specification	-	-

#### Quad R/S latch with 3-state outputs

## 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4044B

### Quad R/S latch with 3-state outputs

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**HEF4044B NXP Semiconductors** 

### Quad R/S latch with 3-state outputs

# 17. Contents

1	General description
2	Features and benefits
3	Applications
4	Ordering information 1
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 3
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 5
12	Waveforms
13	Package outline 9
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions12
15.3	Disclaimers
15.4	Trademarks13
16	Contact information
17	Contonte 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.