

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

HEF40373B MSI

Octal transparent latch with 3-state outputs

Product specification
File under Integrated Circuits, IC04

January 1995

Octal transparent latch with 3-state outputs**HEF40373B
MSI****DESCRIPTION**

The HEF40373B is an 8-bit transparent latch with 3-state buffered outputs. The output stages have high current output capability suitable for driving highly capacitive loads. The latch outputs follow the data inputs when the latch enable (E) is HIGH. When E is LOW, the data that meets the set-up times is latched. The 3-state outputs are controlled by the output enable input \overline{EO} . A HIGH on

\overline{EO} causes the outputs to assume a high impedance OFF-state. The device features hysteresis on the E input to improve noise rejection. Schmitt-trigger action in the E input makes the circuit highly tolerant to slower input rise and fall times.

The HEF40373B is pin and functionally compatible with the TTL '373' device.

Supply voltage range: 3 to 15 V.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

PINNING

HEF40373BP(N): 20-lead DIL; plastic
(SOT146-1)

HEF40373BD(F): 20-lead DIL; ceramic (cerdip)
(SOT152)

HEF40373BT(D): 20-lead SO; plastic
(SOT163-1)

(): Package Designator North America

D₀ to D₇ data inputs

E latch enable input

\overline{EO} output enable input (active LOW)

O₀ to O₇ 3-state buffered outputs

FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications

Octal transparent latch with 3-state outputs


HEF40373B
MSI

Fig.3 Logic diagram.




Fig.4 Logic diagram (one latch).

Octal transparent latch with 3-state outputs

HEF40373B
MSI**FUNCTION TABLE**

| OPERATING MODES | INPUTS | | | INTERNAL REGISTER | OUTPUTS O₀ TO O₇ |
|----------------------------------|----------------------|----------|----------------------|--------------------------|---|
| | E_O | E | D_n | | |
| enable & read register | L | H | L | L | L |
| | L | H | H | H | H |
| latch & read register | L | L | I | L | L |
| | L | L | h | H | H |
| latch register & disable outputs | H | L | I | L | Z |
| | H | L | h | H | Z |

Notes

1. H = HIGH state (the more positive voltage)
h = HIGH state (one set-up time prior to the HIGH-to-LOW enable transition)
L = LOW state (the less positive voltage)
I = LOW state (one set-up time prior to the HIGH-to-LOW enable transition)
Z = high impedance OFF-state

Octal transparent latch with 3-state outputs

HEF40373B
MSI**RATINGS**



Limiting values in accordance with the Absolute Maximum System (IEC 134)

See Family Specifications, except for:

| | | | |
|---|-----------|------|--------|
| D.C. current into any input | $\pm I_I$ | max. | 10 mA |
| D.C. source or sink current into any output | $\pm I_O$ | max. | 25 mA |
| D.C. current into the supply terminals | $\pm I$ | max. | 100 mA |

DC CHARACTERISTICS $V_{SS} = 0 \text{ V}$

| | V_{DD} V | V_{OH} V | V_{OL} V | SYMBOL | T_{amb} ($^{\circ}\text{C}$) | | | | | | |
|--|---------------|---------------|---------------|-----------|----------------------------------|-----|-----|------|------|------|------|
| | | | | | -40 | +25 | +85 | MIN. | TYP. | MIN. | TYP. |
| Output current HIGH | 5 | 4,6 | | $-I_{OH}$ | 0,75 | 0,6 | 1,2 | 0,45 | | | |
| | 10 | 9,5 | | | 1,85 | 1,5 | 3,0 | 1,1 | | | |
| | 15 | 13,5 | | | 14,5 | 15 | 50 | 15,5 | | | |
| Output current HIGH | 5 | 3,6 | | $-I_{OH}$ | 9,3 | 10 | 24 | 10,7 | | | |
| | 10 | 8,4 | | | 14,4 | 15 | 46 | 15,0 | | | |
| | 15 | 13,2 | | | 19,5 | 20 | 62 | 19,8 | | | |
| Output current LOW | 5 | | 0,4 | I_{OL} | 2,9 | 2,3 | 5,4 | 1,75 | | | |
| | 10 | | 0,5 | | 9,5 | 7,6 | 17 | 5,50 | | | |
| | 15 | | 1,5 | | 30,0 | 25 | 45 | 19,0 | | | |
| Hysteresis voltage at enable input (E) | 5 | | | V_H | | | | 220 | | | mV |
| | 10 | | | | | | | 250 | | | mV |
| | 15 | | | | | | | 320 | | | mV |



Octal transparent latch with 3-state outputs

HEF40373B
MSI

AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

| | V_{DD} V | SYMBOL | MIN. | TYP. | MAX. | TYPICAL EXTRAPOLATION FORMULA |
|---|---------------|------------|-----------------|------------------|----------------|---|
| Propagation delays $E \rightarrow O_n$ HIGH to LOW | 5 10 15 | t_{PHL} | 150 60 40 | 300 120 80 | ns ns ns | 138 ns + (0,24 ns/pF) C_L 59 ns + (0,01 ns/pF) C_L 36 ns + (0,07 ns/pF) C_L |
| $E \rightarrow O_n$ LOW to HIGH | 5 10 15 | t_{PLH} | 125 50 40 | 250 100 80 | ns ns ns | 122 ns + (0,06 ns/pF) C_L 48 ns + (0,03 ns/pF) C_L 39 ns + (0,02 ns/pF) C_L |
| Output transition times HIGH to LOW | 5 10 15 | t_{THL} | 40 20 15 | 80 40 30 | ns ns ns | see Fig.7 |
| LOW to HIGH | 5 10 15 | t_{TLH} | 30 20 15 | 60 40 30 | ns ns ns | |
| 3-state propagation delays Output disable times $\overline{EO} \rightarrow O_n$ HIGH | 5 10 15 | t_{PHZ} | 65 30 25 | 130 60 50 | ns ns ns | |
| LOW | 5 10 15 | t_{PLZ} | 75 40 30 | 150 80 60 | ns ns ns | |
| Output enable times $\overline{EO} \rightarrow O_n$ HIGH | 5 10 15 | t_{PZH} | 65 30 25 | 130 60 50 | ns ns ns | |
| LOW | 5 10 15 | t_{PZL} | 85 35 25 | 170 70 50 | ns ns ns | |
| Set-up time $D_n \rightarrow E$ | 5 10 15 | t_{su} | 15 10 10 | 7 5 5 | ns ns ns | |
| Hold time $D_n \rightarrow E$ | 5 10 15 | t_{hold} | 25 15 10 | 15 4 3 | ns ns ns | |
| Minimum latch enable pulse width LOW | 5 10 15 | t_{WEL} | 60 30 20 | 30 15 10 | ns ns ns | |

Octal transparent latch with 3-state outputs

HEF40373B
MSI**AC CHARACTERISTICS** $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; input transition times $\leq 20 \text{ ns}$

| | V_{DD} V | TYPICAL FORMULA FOR P (μW) | |
|---|---------------|--|----------------------------|
| Dynamic power dissipation per package (P) | 5 | $3\ 325 f_i + \sum (f_o C_L) \times V_{DD}^2$ | where |
| | 10 | $14\ 200 f_i + \sum (f_o C_L) \times V_{DD}^2$ | f_i = input freq. (MHz) |
| | 15 | $37\ 425 f_i + \sum (f_o C_L) \times V_{DD}^2$ | f_o = output freq. (MHz) |

C_L = load capacitance (pF)
 $\sum (f_o C_L)$ = sum of outputs
 V_{DD} = supply voltage (V)




Fig.7 Output transition times as a function of the load capacitance. .