


MICROPOWER PHASE-LOCKED LOOP

- QUIESCENT CURRENT SPECIFIED UP TO 20V
- VERY LOW POWER CONSUMPTION : 70μ W (TYP.) AT VCO $f_0 = 10$ kHz, $V_{DD} = 5$ V
- OPERATING FREQUENCY RANGE: UP TO 1.4MHz (TYP.) AT V_{DD} = 10V
- LOW FREQUENCY DRIFT: 0.04%/°C (typ.) AT V_{DD} = 10V
- CHOICE OF TWO PHASE COMPARATORS:
 1) EXCLUSIVE OR NETWORK
 2) EDGE-CONTROLLED MEMORY
 NETWORK WITH PHASE-PULSE OUTPUT
 FOR LOCK INDICATION
- HIGH VCO LINEARITY: <1% (TYP.)
- VCO INHIBIT CONTROL FOR ON-OFF KEYING AND ULTRA-LOW STANDBY POWER CONSUMPTION
- SOURCE-FOLLOWER OUTPUT OF VCO CONTROL INPUT (demod. output)
- ZENER DIODE TO ASSIST SUPPLY REGULATION
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT $I_1 = 100$ nA (MAX) AT $V_{DD} = 18$ V $T_A = 25$ °C
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"




ORDER CODES

PACKAGE	TUBE	T&R
DIP	HCF4046BEY	
SOP	HCF4046BM1	HCF4046M013TR

DESCRIPTION

The HCF4046B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor Technology, available in 16-lead dual in-line plastic or ceramic package. The HCF4046B CMOS Micropower Phase-Locked Loop (PLL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal-input amplifier and a common comparator input. A 5.2V zener diode is provided for supply regulation if necessary.

PIN CONNECTION



September 2001 1/12

VCO Section


The VCO requires one external capacitor C1 and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance ($10^{12}\Omega$) of the VCO simplifiers the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULATED OUTPUT). If this terminal is used, a load resistor (R_S) of 10 K Ω or more should be connected from this terminal to V_{SS}. If unused this terminal should be left open. The VCO can be connected either directly or through frequency dividers to the comparator input of the phase comparators. A full CMOS logic swing is available at the output of the VCO and allows direct coupling to CMOS frequency dividers such as the HCF4024B, HCF4018B, HCF4020B, HCF4022B, HCF4029B and HBF4059A. One or more HCF4018B (Presettable Divide-by-N Counter) or HCF4029B (Presettable Up/Down Counter), or HBF4059A (Programmable Divide-by-"N" Counter), HCF4046B together with the (Phase-Locked Loop) can be used to build a micropower low-frequency synthesizer. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

Phase Comparators


The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within CMOS logic levels [logic "0" ≤ 30% of $(V_{DD}-V_{SS})$, logic "1" $\geq 70\%$ of $(V_{DD}-V_{SS})$]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input. Phase comparator I is an exclusive-OR network; it operates analogously to an over-driven balanced mixer. To maximize the lock range, the signal-and comparator-input frequencies must have a 50% duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to V_{DD}/2. The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency (fo). The frequency range of input signals on which the PLL will lock if it was initially out of lock is defined as the frequency capture range (2 f_C). The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range (2 f_i). The capture range is \leq the lock range. With phase comparator I the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal. One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics VCO center-frequency. A of the characteristic is that the phase angle between the signal and the comparator input varies between 0° and 180°, and is 90° at the center frequency. Fig.1 shows the typical, triangular, phase-to-output response characteristic of phase-comparator I. **Typical** waveforms for а CMOS phase-locked-loop employing phase comparator I in locked condition of fo is shown in fig.2. Phase-comparator II is an edge-controlled digital memory network. It consists of four flip-flop stages, control gating, and a three-stage output-circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON they pull the output up to V_{DD} or down to V_{SS} , respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal-input frequency is higher than the comparator-input frequency, the p-type output driver is maintained ON most of the time, and both the n- and p-drivers OFF (3 state) the remainder of the time. If the signal-input frequency is lower than the comparator-input frequency, the n-type output driver is maintained ON most of the time, and both the n- and p-drivers OFF (3 state) the remainder of the time. If the signal and comparator-input frequencies are the same, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the signal and comparator-input frequencies are the same, but the comparator input lags the signal in phase, the

p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point both p- and n-type output drivers remain OFF and thus the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the p-and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Fig.3 shows typical waveforms for a CMOS PLL employing phase comparator II in a locked condition.

Figure 1: Phase-Comparator I Characteristics at Low-Pass Filter Output.




 $\textbf{Figure 2}: \textbf{Typical Waveforms for CMOS Phase Locked-Loop Employing Phase Comparator I in Locked Condition of } f_o$




477

Figure 3: Typical Waveforms for CMOS Phase-locked Loop Employing Phase Comparator II In Locked Condition




INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1	PHASE PULSES	Phase Comparator Pulse Output
2	PHASE COMP I OUT	Phase Comparator 1 Output
3	COMPARATOR IN	Comparator Input
4	VCO OUT	VCO Output
5	INHIBIT	Inhibit Input
6, 7	C1	Capacitors
9	VCO IN	VCO Input
10	DEMODULATOR OUT	Demodulator Output
11	R ₁ TO V _{SS}	Resistor R1 Connection
12	R ₂ TO V _{SS}	Resistor R2Connection
13	PHASE COMP II OUT	Phase Comparator 2 Output
14	SIGNAL IN	Signal Input
15	ZENER	Diode Zener
8	V _{SS}	Negative Supply Voltage
16	V_{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.5 to +22	V
V _I	DC Input Voltage	-0.5 to V _{DD} + 0.5	٧
I _I	DC Input Current	± 10	mA
P _D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T _{op}	Operating Temperature	-55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	3 to 20	V
V _I	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature	-55 to 125	°C



DC SPECIFICATIONS

		Test Condition				Value							
Symbol	Parameter	V _I	v _o	 lo		T _A = 25°C		С	-40 to 85°C		-55 to 125°C		Unit
		(v)	(V)	(μ A)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
VCO SE	CTION		•			•			•		•		
V _{OH}	High Level Output	0/5		<1	5	4.95			4.95		4.95		
	Voltage	0/10		<1	10	9.95			9.95		9.95		V
		0/15		<1	15	14.95			14.95		14.95		
V_{OL}	Low Level Output	5/0		<1	5		0.05			0.05		0.05	
	Voltage	10/0		<1	10		0.05			0.05		0.05	V
		15/0		<1	15		0.05			0.05		0.05	
I _{OH}	Output Drive	0/5	2.5	<1	5	-1.36	-3.2		-1.15		-1.1		
	Current	0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		l^
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		mA
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I _{OL}	Output Sink	0/5	0.4	<1	5	0.44	1		0.36		0.36		
	Current	0/10	0.5	<1	10	1.1	2.6		0.9		0.9		mΑ
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
l _l	Input Leakage Current	0/18	Any In	put	18		±10 ⁻⁵	±0.1		±1		±1	μА
PHASE (COMPARATOR SEC	TION	•			•	•						
I _{DD}	Total Device	0/5			5		0.05	0.1		0.1		0.1	
	Current	0/10			10		0.25	0.5		0.5		0.5	mA
	Pin 14= Open Pin 5= V _{DD}	0/15			15		0.75	1.5		1.5		1.5	
	FIII 3- VDD	0/20			20		2	4		4		4	
	Total Device	0/5			5		0.04	5		150		150	
	Current	0/10			10		0.04	10		300		300	١
	Pin 14= V _{SS} or V _{DD}	0/15			15		0.04	20		600		600	μΑ
	Pin 5= V _{DD}	0/20			20		0.08	100		3000			
I _{OH}	Output Drive	0/5	2.5	<1	5	-1.36	-3.2		-1.15		-1.1		
	Current	0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		mA
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I _{OL}	Output Sink	0/5	0.4	<1	5	0.44	1		0.36		0.36		
	Current	0/10	0.5	<1	10	1.1	2.6		0.9		0.9		mΑ
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
V _{IH}	High Level Input		0.5/4.5	<1	5	3.5			3.5		3.5		
	Voltage		1/9	<1	10	7			7		7		V
			1.5/13.5	<1	15	11			11		11		<u> </u>
V _{IL}	Low Level Input		4.5/0.5	<1	5			1.5		1.5		1.5	
	Voltage		9/1	<1	10			3		3		3	V
			13.5/1.5	<1	15			4		4		4	
Ι _Ι	Input Leakage Current	0/18	Any In	put	18		±10 ⁻⁵	±0.1		±1		±1	μА
I _{OUT}	High Impedance Leakage Current	0/18	Any In	put	18		±10 ⁻⁴	±0.4		±12		±12	μА
C _I	Input Capacitance		Any In	put			5	7.5					pF
-	Margin for both "1" and "0	<u> </u>			L	,			,		1-11		∟'

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD}=5V, 2V min. with V_{DD}=10V, 2.5V min. with V_{DD}=15V

ELECTRICAL CHARACTERISTICS $(T_{amb} = 25^{\circ}C)$

0	Damassatas	Test Condition				Value (*)			
Symbol	Parameter	V _{DD} (V)			Min.	Тур.	Max.	Unit	
VCO SEC									
P_{D}	Operating Power	5	f _O = 10KHz	$R1 = 10M\Omega$		70	140		
	Dissipation	10	R2 = ∞	$V_{COIN} = V_{DD}/2$		800	1600	μW	
		15				3000	6000		
f_{MAX}	Maximum	5	$R_1 = 10K\Omega$	C1 = 50pF	0.3	0.6			
	frequency	10	R2 = ∞	$V_{COIN} = V_{DD}$	0.6	1.2		ns	
		15			0.8	1.6			
		5	$R_1 = 5K\Omega$	C1 = 50pF	0.5	0.8			
		10	R2 = ∞	$V_{COIN} = V_{DD}$	1	1.4		ns	
		15			1.4	2.4			
	Center Frequency (f _O) and frequency			ternal components R ₁ , Design Information	R ₂ , and	C ₁			
	Range f _{max} - f _{min} Linearity	F			т —	1 7			
	Lindanty	5	V _{COIN} =2.5V ^{±0.3}	R ₁ = 10KΩ		1.7			
		10	V _{COIN} =5V ^{±1}	$R_1 = 100K\Omega$	_	0.5			
		10	V _{COIN} =5V ^{±2.5}	$R_1 = 400K\Omega$		4		%	
		15	V _{COIN} =7.5V ^{±1.5}	$R_1 = 100K\Omega$		0.5			
		15	V _{COIN} =7.5V ^{±5}	$R_1 = 1M\Omega$		7			
	Temperature	5				±0.12			
	Frequency Stability	10				±0.04			
	(no frequency offset) f _{min} = 0	15				±0.015		%/°C	
	Temperature	5				±0.09] /0/ C	
	Frequency Stability	10				±0.07			
	(frequency offset) f _{min} = 0	15				±0.03			
VCO	Output Duty Cycle	5, 10, 15				50		%	
t _{TLH} t _{THL}	VCO Output	5				100	200		
	Transition Time	10				50	100	ns	
		15				40	80		
	Source Follower Output (Demodulated Output): Offset Voltage V _{COIN} -V _{DEM}	5, 10, 15	R _S > 10KΩ			1.8	2.5	V	
	Source Follower Output (Demodulated	5	R _S = 100KΩ	$V_{COIN} = 2.5V^{\pm0.3}$		0.3			
	Output): Linearity	10	R _S = 300KΩ	$V_{COIN} = 5V^{\pm 2.5}$		0.7		%	
		15	R _S = 500KΩ	V _{COIN} =7.5V ^{±5}		0.9]	
V _Z	Zener Diode Voltage		I _Z = 50 μA		4.45	5.5	7.5	V	
R _Z	Zener Dynamic Resistance		I _Z = 1 mA			40		Ω	



Symbol Boro		Test Condition		'	Value (*)		
Symbol	Parameter	V _{DD} (V)		Min.	Тур.	Max.	Unit
PHASE C	OMPARATOR SECTI	ON		'			
R14	Pin 14 (signal in)	5		1	2		
	Input Resistance	10	7	0.2	0.4		МΩ
	15	7	0.1	0.2			
	AC Coupled Signal	5	f _{IN} = 100KHz sine wave		180	360	
	Input Sensivity (*)	10	7		330	660	mV
(peak to peak)	15			900	1800		
t _{PLH}	Propagation Delay	5			225	450	
	Time High to Low	10	7		100	200	ns
	Level Pins 14 to 1	15	7		65	130	
t _{PLH}	Propagation Delay	5			350	700	
	Time Low to High	10	7		150	300	ns
	Level	15	7		100	200	
t _{PHZ}	Disable Time High	5			225	450	
	Level to High	10	7		100	200	l ns
	Impedance Pins 14 to 13	15			65	130	
t _{PLZ}	Disable Time Low	5			285	570	
	Level to High	10			130	260	ns
	Impedance	15			95	190	
t _r t _f	Input Rise or Fall	5				50	
	Time Comparator	10				1	μs
	Pin 3	15				0.3	
	Signal Pin 14	5				500	
		10	7			20	μs
		15	7			2.5	
t _{TLH} t _{THL}	Transition Time	5			100	200	
		10	7		50	100	ns
		15	7		40	80	1

^(*) For sine Wave the frequency must be greater than 10KHz for Phase Comparator


DESIGN INFORMATION This information is a guide for approximating the value of external components in a Phase-Locked-Loop system. The selected external components must be within the following ranges: $5K\Omega \leq R_1,\,R_2,\,R_S \leq 1M\Omega \qquad C_1 \geq 100 pF \text{ at } V_{DD} \geq 5V \qquad C_1 \geq 50 pF \text{ at } V_{DD} \geq 10V$

	USING PHASE (COMPARATORI	USING PHASE (COMPARATOR II	
CHARACTERISTICS	VCO WITHOUT OFFSET R2=∞	VCO WITH OFFSET	VCO WITHOUT OFFSET R2=∞	VCO WITH OFFSET	
VCO Frequency	10 10 10 VCO INPUT VOLTAGE 5-1478	Topic Voca INPLIT VOLTAGE 5-1480	10 21L 10 1min VDUZ VDD 2 VCO INPUT VOLTAGE 2-1479	1 max 10 1 min V002 V00 V00 INPUT VOLTAGE 5-1460	
For No Signal Input	VCO in PLL System Freque	ency fo	Operating F	will Adjust to Lowest requency fo	
Frequency Lock Range, 2f _L		$2 f_L = Full VCO F$ $2fL = f_m$			
Frequency Lock Range, 2f _C	IN O R3 T1 = R3 C2 C2	0UT (1),(2) $2^{4}C \approx \frac{1}{17} \sqrt{\frac{2\pi 41}{71}}$ 6-1483	$f_C = f_1$		
Loop filter Component Section	INO R3	FOR 21 _C SEE REF. (2)	G		
Phase Angle Between Signal and Comparator	90° at Centre frequence 0° and 180° at ends		Always ()° in lock	
Locks on Harmonics of Centre Frequency	Ye	es	N	0	
Signal Input Nose Rejection	Hi	gh	Lo	DW .	

For further information, see (1) F. Gardner, "Phase-Lock Techniques" John Wiley and Sons, New York, 1966 (2) G.S. Mosckytz "miniaturized RC filters using phase Lockedloop" BSTJ May 1965


Plastic DIP-16 (0.25) MECHANICAL DATA

DIM.		mm.		inch			
Diwi.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
a1	0.51			0.020			
В	0.77		1.65	0.030		0.065	
b		0.5			0.020		
b1		0.25			0.010		
D			20			0.787	
E		8.5			0.335		
е		2.54			0.100		
e3		17.78			0.700		
F			7.1			0.280	
I			5.1			0.201	
L		3.3			0.130		
Z			1.27			0.050	



SO-16 MECHANICAL DATA

DIM		mm.		inch				
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.		
Α			1.75			0.068		
a1	0.1		0.2	0.003		0.007		
a2			1.65			0.064		
b	0.35		0.46	0.013		0.018		
b1	0.19		0.25	0.007		0.010		
С		0.5			0.019			
c1			45°	(typ.)	•	•		
D	9.8		10	0.385		0.393		
E	5.8		6.2	0.228		0.244		
е		1.27			0.050			
e3		8.89			0.350			
F	3.8		4.0	0.149		0.157		
G	4.6		5.3	0.181		0.208		
L	0.5		1.27	0.019		0.050		
М			0.62			0.024		
S	1		8° (r	nax.)	•			



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

