HARRIS
HC-5504B
SEMICONDUCTOR

## Features

- Pin for Pin Replacement for the HC-5504
- Capable of 5V or $12 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{B}^{+}}\right)$Operation
- Monolithic Integrated Device
- DI High Voltage Process
- Compatible With Worldwide PBX Performance Requirements
- Controlled Supply of Battery Feed Current for Short Loops (41mA)
- Internal Ring Relay Driver
- Allows Interfacing With Negative Superimposed Ringing Systems
- Low Power Consumption During Standby
- Switch Hook Ground Key and Ring Trip Detection Functions
- Selective Denial of Power to Subscriber Loops


## Applications

- Solid State Line Interface Circuit for Analog and Digital PBX Systems
- Direct Inward Dial (DID) Trunks
- Voice Messaging PBXs


## Description

The Harris SLIC incorporates many of the BORSHT functions on a single IC chip. This includes DC battery feed, a ring relay driver, supervisory and hybrid functions. This device is designed to maintain transmission performance in the presence of externally induced longitudinal currents. Using the unique Harris dielectric isolation process, the SLIC can operate directly with a wide range of station battery voltages.
The SLIC also provides selective denial of power. If the PBX system becomes overloaded during an emergency, the SLIC will provide system protection by denying power to selected subscriber loops.
The Harris SLIC is ideally suited for the design of new digital PBX systems by eliminating bulky hybrid transformers.

## Ordering Information

| PART <br> NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. No. |
| :--- | :---: | :--- | :--- |
| HC1-5504B-5 | 0 to 75 | 24 Ld CERDIP | F24.6 |
| HC1-5504B-9 | -40 to 85 | 24 Ld CERDIP | F24.6 |
| HC3-5504B-5 | 0 to 75 | 24 Ld PDIP | E24.6 |
| HC3-5504B-9 | -40 to 85 | 24 Ld PDIP | E24.6 |
| HC4P5504B-5 | 0 to 75 | 28 Ld PLCC | N28.45 |
| HC4P5504B-9 | -40 to 85 | 28 Ld PLCC | N28.45 |
| HC9P5504B-5 | 0 to 75 | 24 Ld SOIC | M24.3 |
| HC9P5504B-9 | -40 to 85 | 24 Ld SOIC | M24.3 |

## Pinouts




Absolute Maximum Ratings (Note 1)
Maximum Continuous Supply Voltages

| $\left(\mathrm{V}_{\mathrm{B}^{-}}\right)$ | -60V to 0.5 V |
| :---: | :---: |
| $\left(\mathrm{V}_{\mathrm{B}^{+}}\right)$. | -0.5 V to 15 V |
| $\left(\mathrm{V}_{\mathrm{B}^{+}}-\mathrm{V}_{\mathrm{B}^{-}}\right)$ | 75V |
| Relay Drive Voltage ( $\mathrm{V}_{\mathrm{RD}}$ ) | -0.5V to 15V |

## Operating Conditions

Operating Temperature Range
HC-5504B-5
$.0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$
HC-5504B-9
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Relay Driver Voltage ( $\mathrm{V}_{\mathrm{RD}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . 5 to 12 V
Positive Supply Voltage $\left(\mathrm{V}_{\mathrm{B}}{ }^{+}\right)$. . . . . . 4.75 to 5.25 or 10.8 to 13.2 V
Negative Supply Voltage ( $\mathrm{V}_{\mathrm{B}^{-}}$) . . . . . . . . . . . . . . . . . . . . . . -36 to -58 V
High Level Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.4 V
Low Level Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.6 V
Loop Resistance ( $\mathrm{R}_{\mathrm{L}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . 200 to $1200 \Omega$

## Thermal Information

Thermal Resistance (Typical, Note 1) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \quad \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ CERDIP Package 52

15
PDIP Package......................... 65 N/A
PLCC Package ......................... 65 N/A
SOIC Package. ........................ 75 N/A
Maximum Junction Temperature (Hermetic Packages). . . . . . $175^{\circ} \mathrm{C}$
Maximum Junction Temperature (Plastic Packages). . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range $\ldots . . . . . . .-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(PLCC and SOIC - Lead Tips Only)

## Die Characteristics

Transistor Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185
Diode Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Die Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 x 102
Substrate Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Connected
Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Bipolar-DI

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Unless Otherwise Specified, $\mathrm{V}_{B^{-}}=-48 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}^{+}}=12 \mathrm{~V}$ and $5 \mathrm{~V}, \mathrm{AG}=\mathrm{BG}=\mathrm{DG}=0 \mathrm{~V}$, Typical Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Min-Max Parameters are Over Operating Temperature Range

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| On Hook Power Dissipation | $\mathrm{I}_{\text {LONG }}=0$ (Note 3), $\mathrm{V}_{\mathrm{B}^{+}}=12 \mathrm{~V}$ | - | 170 | 235 | mW |
| Off Hook Power Dissipation | $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{l}_{\text {LONG }}=0$ (Note 3), $\mathrm{V}_{\mathrm{B}^{+}}=12 \mathrm{~V}$ | - | 425 | 550 | mW |
| Off Hook $\mathrm{I}^{+}$ | $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{I}_{\text {LONG }}=0$ (Note 3), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | - | - | 6.0 | mA |
| Off Hook $\mathrm{B}^{+}$ | $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{I}_{\text {LONG }}=0$ (Note 3), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 5.3 | mA |
| Off Hook $\mathrm{I}_{\mathrm{B}}{ }^{-}$ | $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{I}_{\text {LONG }}=0$ ( Note 3) | - | 35 | 41 | mA |
| Off Hook Loop Current | $\mathrm{R}_{\mathrm{L}}=1200 \Omega, \mathrm{I}_{\text {LONG }}=0$ (Note 3) | - | 21 | - | mA |
| Off Hook Loop Current | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1200 \Omega, \mathrm{~V}_{\mathrm{B}^{-}}=-42 \mathrm{~V}, \mathrm{I}_{\mathrm{LONG}}=0 \text { (Note 3) } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 17.5 | - | - | mA |
| Off Hook Loop Current | $\mathrm{R}_{\mathrm{L}}=200 \Omega, \mathrm{l}_{\text {LONG }}=0$ ( Note 3) | 36 | 41 | 48 | mA |
| Fault Currents TIP to Ground |  | - | 14 | - | mA |
| RING to Ground |  | - | 55 | - | mA |
| TIP to RING |  | - | 41 | - | mA |
| TIP and RING to Ground |  | - | 55 | - | mA |
| Ring Relay Drive $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\mathrm{OL}}=62 \mathrm{~mA}$ | - | 0.2 | 0.5 | V |
| Ring Relay Driver Off Leakage | $\mathrm{V}_{\mathrm{RD}}=12 \mathrm{~V}, \overline{\mathrm{RC}}=1=\mathrm{HIGH}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Ring Trip Detection Period | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ | - | 2 | 3 | Ring Cycles |
| Switch Hook Detection Threshold | $\overline{\mathrm{SHD}}=\mathrm{V}_{\mathrm{OL}}$ | 10 | - | - | mA |
|  | $\overline{\mathrm{SHD}}=\mathrm{V}_{\mathrm{OH}}$ | - | - | 5 | mA |
| Ground Key Detection Threshold | $\overline{\mathrm{GKD}}=\mathrm{V}_{\mathrm{OL}}$ | 20 | - | - | mA |
|  | $\overline{\mathrm{GKD}}=\mathrm{V}_{\mathrm{OH}}$ | - | - | 10 | mA |
| Loop Current During Power Denial | $\mathrm{R}_{\mathrm{L}}=200 \Omega$ | - | $\pm 2$ | - | mA |

Electrical Specifications Unless Otherwise Specified, $\mathrm{V}_{B^{-}}=-48 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}^{+}}=12 \mathrm{~V}$ and $5 \mathrm{~V}, \mathrm{AG}=\mathrm{BG}=\mathrm{DG}=0 \mathrm{~V}$, Typical Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Min-Max Parameters are Over Operating Temperature Range (Continued)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dial Pulse Distortion |  | 0 | - | 5 | ms |
| Receive Input Impedance | (Note 3) | - | 110 | - | k $\Omega$ |
| Transmit Output Impedance | (Note 3) | - | 10 | 20 | $\Omega$ |
| 2-Wire Return Loss $\mathrm{SR}_{\mathrm{L}}$ LO | Referenced to $600 \Omega+2.16 \mu \mathrm{~F}$, (Note 3) | - | 15.5 | - | dB |
| $E R_{L}$ |  | - | 24 | - | dB |
| $\mathrm{SR}_{\mathrm{L}} \mathrm{HI}$ |  | - | 31 | - | dB |
| Longitudinal Balance 2-Wire Off Hook | $1 \mathrm{~V}_{\mathrm{RMS}} 200 \mathrm{~Hz}-3400 \mathrm{~Hz}$, (Note 3) IEEE Method $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 75^{\circ} \mathrm{C}$ | 58 | 65 | - | dB |
| 2-Wire On Hook |  | 60 | 63 | - | dB |
| 4-Wire Off Hook |  | 50 | 58 | - | dB |
| Low Frequency Longitudinal Balance | $\begin{aligned} & \text { R.E.A. Method, (Note 3), } R_{L}=600 \Omega \\ & 0^{\circ} \mathrm{C} \leq T_{A} \leq 75^{\circ} \mathrm{C} \end{aligned}$ | - | - | 23 | dBrnC |
|  |  | - | - | -67 | dBm0p |
| Insertion Loss <br> 2-Wire to 4-Wire, 4 Wire to 2-Wire | at 1kHz, OdBm Input Level, Referenced $600 \Omega$ | - | $\pm 0.05$ | $\pm 0.2$ | dB |
| Frequency Response | $200 \mathrm{~Hz}-3400 \mathrm{~Hz}$ Referenced to Absolute Loss at 1 kHz and 0 dBm Signal Level (Note 3) | - | $\pm 0.02$ | $\pm 0.05$ | dB |
| Idle Channel Noise <br> 2-Wire to 4-Wire, 4 Wire to 2-Wire | (Note 3) | - | 1 | 5 | dBrnC |
|  |  | - | -89 | -85 | dBm0p |
| Absolute Delay <br> 2-Wire to 4-Wire, 4 Wire to 2-Wire | (Note 3) | - | - | 2 | ms |
| Trans Hybrid Loss | Balance Network Set Up for $600 \Omega$ Termination at 1kHz | 36 | 40 | - | dB |
| Overload Level | $\mathrm{V}_{\mathrm{B}^{+}}=+5 \mathrm{~V}$ | 1.5 | - | - | $V_{\text {PEAK }}$ |
| 2-Wire to 4-Wire, 4 Wire to 2-Wire | $\mathrm{V}_{\mathrm{B}^{+}}=12 \mathrm{~V}$ | 1.75 | - | - | $\mathrm{V}_{\text {PEAK }}$ |
| Level Linearity <br> 2-Wire to 4-Wire, 4 Wire to 2-Wire | At 1 kHz Referenced to 0dBm Level, (Note 3) +3 to -40 dBm | - | - | $\pm 0.05$ | dB |
|  | -40 to -50dBm | - | - | $\pm 0.1$ | dB |
|  | -50 to -55dBm | - | - | $\pm 0.3$ | dB |
| Power Supply Rejection Ratio $\mathrm{V}_{\mathrm{B}}+$ to 2-Wire | $\begin{aligned} & \text { (Note 3) } \\ & 30-60 \mathrm{~Hz}, \mathrm{R}_{\mathrm{L}}=600 \Omega \end{aligned}$ | 15 | - | - | dB |
| $\mathrm{V}_{\mathrm{B}^{+}}$to Transmit |  | 15 | - | - | dB |
| $\mathrm{V}_{\mathrm{B}}$ - to 2-Wire |  | 15 | - | - | dB |
| $\mathrm{V}_{\mathrm{B}}$ - to Transmit |  | 15 | - | - | dB |
| $\mathrm{V}_{\mathrm{B}}+$ to 2-Wire | $200-16 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=600 \Omega$ | 30 | - | - | dB |
| $\mathrm{V}_{\mathrm{B}^{+} \text {to Transmit }}$ |  | 30 | - | - | dB |
| $\mathrm{V}_{\mathrm{B}^{-}}$to 2-Wire |  | 30 | - | - | dB |
| $\mathrm{V}_{\mathrm{B}}$ - to Transmit |  | 30 | - | - | dB |

Electrical Specifications Unless Otherwise Specified, $\mathrm{V}_{B^{-}}=-48 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}^{+}}=12 \mathrm{~V}$ and $5 \mathrm{~V}, A G=B G=D G=0 \mathrm{~V}$, Typical Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Min-Max Parameters are Over Operating Temperature Range (Continued)


Uncommitted Op Amp Specifications

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Offset Voltage |  | - | $\pm 5$ | - | mV |
| Input Offset Current |  | - | $\pm 10$ | - | nA |
| Input Bias Current |  | - | 20 | - | nA |
| Differential Input Resistance | (Note 3) | - | 1 | - | $\mathrm{M} \Omega$ |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}, \mathrm{~V}_{\mathrm{B}^{+}}=12 \mathrm{~V}$ | - | $\pm 5$ | - | $\mathrm{V}_{\text {PEAK }}$ |
|  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}, \mathrm{~V}_{\mathrm{B}^{+}}=5 \mathrm{~V}$ | - | $\pm 3$ | - | $\mathrm{V}_{\text {PEAK }}$ |
| Output Resistance | $\mathrm{A}_{\mathrm{VCL}}=1$ (Note 3) | - | 10 | - | $\Omega$ |
| Small Signal GBW | (Note 3) | - | 1 | - | MHz |

NOTES:
2. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
3. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.
4. ILONG $=$ Longitudinal Current

## Pin Descriptions

| $\begin{aligned} & 28 \text { PIN } \\ & \text { PLCC } \end{aligned}$ | $\begin{gathered} 24 \text { PIN } \\ \text { DIP/SOIC } \end{gathered}$ | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 2 | 1 | TIP | An analog input connected to the TIP (more positive) side of the subscriber loop through a $150 \Omega$ feed resistor and a ring relay contact. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes. |
| 3 | 2 | RING | An analog input connected to the RING (more negative) side of the subscriber loop through a $150 \Omega$ feed resistor and a ring relay contact. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes. |
| 4 | 3 | RFS | Senses ring side of loop for ground key and ring trip detection. During ringing, the ring signal is inserted into the line at this node and RF is isolated from RFS via a relay. |
| 5 | 4 | $\mathrm{V}_{\mathrm{B}^{+}}$ | Positive Voltage Source - Most positive supply. $\mathrm{V}_{\mathrm{B}^{+}}$is typically 12 V or 5 V . |
| 6 | 5 | $\mathrm{C}_{3}$ | Capacitor \#3 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering $\mathrm{V}_{\mathrm{B}}{ }^{-}$. Typical value is $0.3 \mu \mathrm{~F}, 30 \mathrm{~V}$. |
| 7 | 6 | DG (Note 5) | Digital Ground - To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit. |
| 9 | 7 | RS | Ring Synchronization Input - A TTL - compatible clock input. The clock should be arranged such that a positive pulse transition occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring relay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to 5 V . |
| 10 | 8 | $\overline{\mathrm{RD}}$ | Relay Driver - A low active open collector logic output. When enabled, the external ring relay is energized. |
| 11 | 9 | TF | Tip Feed - A low impedance analog output connected to the TIP terminal through a $150 \Omega$ feed resistor. Functions with the RF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current. |
| 12 | 10 | RF | Ring Feed - A low impedance analog output connected to the RING terminal through a $150 \Omega$ feed resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current. |
| 13 | 11 | $\mathrm{V}_{\mathrm{B}^{-}}$ | Negative Voltage Source - Most negative supply. $\mathrm{V}_{\mathrm{B}}$ - is typically -48 V with an operational range of -42 V to -58 V . Frequently referred to as "battery". |
| 14 | 12 | BG <br> (Note 5) | Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal. |
| 16 | 13 | $\overline{\text { SHD }}$ | Switch Hook Detection - A low active LS TTL - compatible logic output. This output is enabled for loop currents exceeding 10 mA and disabled for loop currents less than 5 mA . |
| 17 | 14 | $\overline{\text { GKD }}$ | Ground Key Detection - A low active LS TTL - compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 20 mA , and disabled if this current difference is less than 10 mA . |
| 18 | 15 | $\overline{P D}$ | Power Denial - A low active TTL - Compatible logic input. When enabled, the switch hook detect (SHD) and ground key detect ( $\overline{\mathrm{GKD}}$ ) are not necessarily valid, and the relay driver ( $\overline{\mathrm{RD}})$ output is disabled. |
| 19 | 16 | $\overline{\mathrm{RC}}$ | Ring Command - A low active TTL - Compatible logic input. When enabled, the relay driver ( $\overline{\mathrm{RD}}$ ) output goes low on the next high level of the ring sync (RS) input, as long as the SLIC is not in the power denial state $(\overline{\mathrm{PD}}=0)$ or the subscriber is not already off- hook $(\overline{\mathrm{SHD}}=0)$. |
| 20 | 17 | $\mathrm{C}_{2}$ | Capacitor \#2 - An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occurring during ring trip detection. Typical value is $0.15 \mu \mathrm{~F}$, 10 V . This capacitor is not used if ground key function is not required and (Pin 17) may be left open or connected to digital ground. |
| 21 | 18 | OUT | The analog output of the spare operational amplifier. The output voltage swing is typically $\pm 5 \mathrm{~V}$. |

## Pin Descriptions (Continued)

| 28 PIN <br> PLCC | 24 PIN <br> DIP/SOIC | SYMBOL |  |
| :---: | :---: | :---: | :--- |
| 23 | 19 | - -IN | The inverting analog input of the spare operational amplifier. |
| 24 | 20 | + +IN | The non-inverting analog input of the spare operational amplifier. |
| 25 | 21 | RX | Receive Input, 4-Wire Side - A high impedance analog input which is internally biased. Capacitive cou- <br> pling to this input is required. AC signals appearing at this input differentially drive the Tip feed and <br> Ring feed terminals, which in turn drive tip and ring through 300 of feed resistance on each side of <br> the line. |
| 26 | 22 | C $_{4}$ | Capacitor \#4 - An external capacitor to be connected between this terminal and analog ground. This <br> capacitor prevents false ground key indication and false ring trip detection from occurring when longi- <br> tudinal currents are induced onto the subscriber loop from near by power lines and other noise sourc- <br> es. This capacitor is also required for the proper operation of ring trip detection. Typical value is $0.5 \mu \mathrm{~F}$, <br> to 1.OuF, 20V. This capacitor should be nonpolarized. |
| 27 | 23 | AG <br> (Note 5) | Analog Ground - To be connected to zero potential and serves as a reference for the transmit output <br> (TX) and receive input (RX) terminals. |
| 28 | 24 | TX | Transmit Output, 4-Wire Side - A low impedance analog output which represents the differential volt <br> age across Tip and Ring. Transhybrid balancing must be performed (using the SLIC microcircuit's <br> spare op amp) beyond this output to completely implement two to four wire conversion. This output is <br> unbalanced and referenced to analog ground. Since the DC level of this output varies with loop cur-- <br> rent, capacitive coupling to the next stage is essential. |
| $1,8,15,22$ |  | NC | No internal connection. |

NOTES:
5. All grounds ( $A G, B G$, and $D G$ ) must be applied before $V_{B^{+}}$or $V_{B^{-}}$. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

## Functional Diagram



## Schematic Diagram

SLIC FUNCTIONAL SCHEMATIC


NOTE: DIP/SOIC Pin Numbers Shown.

Schematic Diagram (Continued)
LOGIC GATE SCHEMATIC


## Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.
High voltage surge conditions are as specified in Table 1.
The SLIC will withstand longitudinal currents up to a maximum or $30 \mathrm{~mA}_{\text {RMS }}, 15 \mathrm{~mA}_{\text {RMS }}$ per leg, without any performance degradation.

TABLE 1.

| PARAMETER | TEST CONDITION | PERFORMANCE (MAX) | UNITS |
| :---: | :---: | :---: | :---: |
| Longitudinal Surge | 10 1 s Rise/ 1000 $\mu \mathrm{s}$ Fall | $\pm 1000$ (Plastic) | $\mathrm{V}_{\text {PEAK }}$ |
|  |  | $\pm 500$ (Ceramic) | $V_{\text {PEAK }}$ |
| Metallic Surge | 10 $\mu \mathrm{s}$ Rise/ $1000 \mu$ s Fall | $\pm 1000$ (Plastic) | $\mathrm{V}_{\text {PEAK }}$ |
|  |  | $\pm 500$ (Ceramic) | $\mathrm{V}_{\text {PEAK }}$ |
| $\begin{aligned} & \text { T/GND } \\ & \text { R/GND } \end{aligned}$ | 10 us Rise/ $1000 \mu \mathrm{~s}$ Fall | $\pm 1000$ (Plastic) | $\mathrm{V}_{\text {PEAK }}$ |
|  |  | $\pm 500$ (Ceramic) | $\mathrm{V}_{\text {PEAK }}$ |
| 50/60Hz CurrentT/GNDR/GND | 11 Cycles <br> Limited to $10 \mathrm{~A}_{\mathrm{RMS}}$ |  |  |
|  |  | 700 (Plastic) | $\mathrm{V}_{\text {RMS }}$ |
|  |  | 350 (Ceramic) | $\mathrm{V}_{\mathrm{RMS}}$ |

## Applications Diagram



FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC

## Typical Component Values

$\mathrm{C}_{2}=0.15 \mu \mathrm{~F}, 10 \mathrm{~V}$
$\mathrm{C}_{3}=0.3 \mu \mathrm{~F}, 30 \mathrm{~V}$
$\mathrm{C}_{4}=0.5 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}, 10 \%, 20 \mathrm{~V}$ (Should be nonpolarized)
$\mathrm{C}_{5}=0.5 \mu \mathrm{~F}, 20 \mathrm{~V}$
$\mathrm{C}_{6}=\mathrm{C}_{7}=0.5 \mu \mathrm{~F}$ (10\% Match Required) (Note 7)
$\mathrm{C}_{8}=0.01 \mu \mathrm{~F}, 100 \mathrm{~V}$
$\mathrm{C}_{9}=0.01 \mu \mathrm{~F}, 20 \mathrm{~V}, \pm 20 \%$
$R_{1}=R_{2}=R_{3}=100 \mathrm{k}$ (0.1\% Match Required, 1\% absolute value) $Z B=0$ for $600 \Omega$ Terminations (Note 7).
$R_{B 1}=R_{B 2}=R_{B 3}=R_{B 4}=150 \Omega(0.1 \%$ Match Required, $1 \%$ absolute value).
$R_{S 1}=R_{S 2}=1 \mathrm{k} \Omega$, typically.
$\mathrm{C}_{\mathrm{S} 1}=\mathrm{C}_{\mathrm{S} 2}=0.1 \mu \mathrm{~F}, 200 \mathrm{~V}$ typically, depending on $\mathrm{V}_{\mathrm{RING}}$ and line length.
$Z_{1}=150 \mathrm{~V}$ to 200 V transient protection.
PTC used as ring generator ballast.

NOTES:
6. Secondary protection diode bridge recommended is a $2 \mathrm{~A}, 200 \mathrm{~V}$ type.
7. To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, $C_{6}-R_{1}$ and $R_{2}$ and $C_{7}-Z B-R_{3}$, to match in impedance to within $0.3 \%$. Thus, if $\mathrm{C}_{6}$ and $\mathrm{C}_{7}$ are $1 \mu \mathrm{~F}$ each, a $20 \%$ match is adequate. It should be noted that the transmit output to $\mathrm{C}_{6}$ sees a -22V step when the loop is closed. Too large a value for $\mathrm{C}_{6}$ may produce an excessively long transient at the op amp output to the PCM Filter/CODEC.
A $0.5 \mu \mathrm{~F}$ and $100 \mathrm{k} \Omega$ gives a time constant of 50 ms . The uncommitted op amp output is internally clamped to stay within $\pm 5.5 \mathrm{~V}$ and also has current limiting protection.
8. All grounds ( $A G, B G$, and $D G$ ) must be applied before $V_{B}+$ or $V_{B}$. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.
9. Application shows Ring Injected Ringing, Balanced or Tip injected configuration may be used.
10. Pin numbers given for DIP/SOIC package.

Additional information is contained in Application Note 549, "The HC-550X Telephone SLICs" By Geoff Phillips

HC-5504B

## Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions $b$ and $c$ or $M$ shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension $M$ applies to lead plating and finish thickness.
4. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$, and $\mathrm{N} / 2+1$ ) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.

F24.6 MIL-STD-1835 GDIP1-T24 (D-3, CONFIGURATION A) 24 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MAX | MIN | MAX | NOTES |  |
| A | - | 0.225 | - | 5.72 | - |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |
| c | 0.008 | 0.018 | 0.20 | 0.46 | 2 |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |
| D | - | 1.290 | - | 32.77 | 5 |
| E | 0.500 | 0.610 | 12.70 | 15.49 | 5 |
| e | 0.100 | BSC | 2.54 | BSC | - |
| eA | 0.600 | BSC | 15.24 | BSC | - |
| eA/2 | $0.300 ~ B S C$ | $7.62 ~ B S C$ | - |  |  |
| L | 0.120 | 0.200 | 3.05 | 5.08 | - |
| Q | 0.015 | 0.075 | 0.38 | 1.91 | 6 |
| S1 | 0.005 | - | 0.13 | - | 7 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ | - |
| aaa | - | 0.015 | - | 0.38 | - |
| bbb | - | 0.030 | - | 0.76 | - |
| ccc | - | 0.010 | - | 0.25 | - |
| M | - | 0.0015 | - | 0.038 | 2,3 |
| N |  | 24 |  | 24 | 8 |

Rev. 0 4/94
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension $Q$ shall be measured from the seating plane to the base plane.
7. Measure dimension S 1 at all four corners.
8. $N$ is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH .

| Dual-In-Line Plastic Packages (PDIP) |
| :--- |

5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. E and $\overparen{\mathrm{e}_{\mathrm{A}}}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $\mathrm{e}_{\mathrm{C}}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. $N$ is the maximum number of terminal positions.
10. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch (0.76-1.14mm).

## Plastic Leaded Chip Carrier Packages (PLCC)



Small Outline Plastic Packages (SOIC)


## NOTES:

M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE 24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |
| D | 0.5985 | 0.6141 | 15.20 | 15.60 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.05 BSC |  | 1.27 BSC |  | - |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 24 |  | 24 |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |

Rev. 0 12/93

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed $0.25 \mathrm{~mm}(0.010$ inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

## Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

## UNITED STATES

Harris Semiconductor
1301 Woody Burke Road
Melbourne, Florida 32902
TEL: (407) 724-3000

## EUROPE

Harris Semiconductor
Mercure Centre
Rue de la Fusee, 100
1130 Brussels, Belgium
TEL: (32) 2-246-2111

SOUTH ASIA
Harris Semiconductor H.K. Ltd.
13/F Fourseas Building 208-212 Nathan Road
Tsimshatsui, Kowloon
Hong Kong
TEL: (852) 723-6339

## NORTH ASIA

Harris K.K.
Shinjuku NS Bldg. Box 6153
2-4-1 Nishi-Shinjuku
Shinjuku-Ku, Tokyo 163 Japan
TEL: (81) 3-3345-8911

