

54110/74110 AND-Gated J-K Master-Slave Flip-Flop with Data Lockout


	Schottky TTL				High-Speed TTL				Low-Power Schottky TTL				Standard TTL				Low-Power TTL			
	Device Type	Package			Device Type	Package			Device Type	Package			Device Type	Package			Device Type	Package		
		C	P	M/CF		C	P	M/CF		C	P	M/CF		C	P	M/CF		C	P	M/CF
T.I.												SN54110	J, D	W, L						
FAIRCHILD												SN74110	J, L, N, L							
MOTO ROLA																				
N.S.C.																				
PHILIPS																				
SIGNETICS													N74110	A, L						
SIEMENS												FLJ341	J							
FUJITSU																				
HITACHI																				
mitsubishi																				
NEC																				
TOSHIBA																				

Electrical Characteristics SN54110/SN74110			
absolute maximum ratings over operating free-air temperature range			
Supply voltage, V _{CC}	7V	Operating free-air temperature range	SN54 -55°C to 125°C
Input voltage	5.5V		SN74 0°C to 70°C
		Storage temperature range	-65°C to 150°C
recommended operating conditions			
		SN54110	SN74110
		MIN NOM MAX	MIN NOM MAX
Supply voltage, V _{CC}		4.5 5 5.5	4.75 5 5.25
High-level output current, I _{OH}		-800	800
Low-level output current, I _{OL}		16	16
Pulse width, t _w	Clock high	25	25
	Clock low	25	25
	Preset or clear low	25	25
Input setup time, t _{su}		20†	20‡
Input hold time, t _{hd}		5†	5‡
Operating free-air temperature, T _A		-55 125	0 70

electrical characteristics over recommended operating free-air temperature range				
PARAMETER*	TEST CONDITIONS†	MIN TYP‡ MAX	UNIT	
V _{IH}	High-level input voltage	2	V	
V _{IL}	Low-level input voltage		0.8 V	
V _I	Input clamp voltage	V _{CC} =MIN, I _I =-12mA	-1.5 V	
V _{OH}	High-level output voltage	V _{CC} =MIN, V _{IH} =2V, V _{IL} =0.8V, I _{OH} =MAX	2.4 3.4 V	
V _{OL}	Low-level output voltage	V _{CC} =MIN, V _{IH} =2V, V _{IL} =0.8V, I _{OL} =16mA	0.2 0.4 V	
I _I	Input current at maximum input voltage	V _{CC} =MAX, V _I =5.5V	1 mA	
I _{IH}	High-level input current	D, J, K, or K	40	
		Clear	160	
		Preset	160	
		Clock	40	
I _{IL}	Low-level input current	D, J, K, or K	-1.6	
		Clear	-3.2	
		Preset	-3.2	
		Clock	-1.6	
I _{OS}	Short-circuit output current*	Series 54 Series 74	V _{CC} =MAX	-20 -57 mA
I _{CC}	Supply current (Average per flip-flop)	V _{CC} =MAX. See Note 1	23 34 mA	
f _{max}	maximum clock frequency		20 25 MHz	
t _{PLH}	from Preset to output Q (as applicable)		12 20 ns	
	from Preset to output Q̄ (as applicable)		18 25 ns	
t _{PHL}	from Clear to output Q̄ (as applicable)		12 20 ns	
	from Clear to output Q (as applicable)		18 25 ns	
t _{PLH}	from Clock		20 30 ns	
t _{PHL}	to output Q or Q̄		13 20 ns	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 ‡ All typical values are at V_{CC} = 5V, T_A = 25°C.
 * Not more than one output should be shorted at a time.
 * t_{PLH} = propagation delay time, low-to-high-level output.
 * t_{PHL} = propagation delay time, high-to-low-level output.
 † The arrow indicates that the rising edge of the clock pulse is used for reference.


Pin Assignment (Top View)



Function Table

		INPUTS				OUTPUTS		
	'110 (See Note 2)	PRESET	CLEAR	CLOCK	J	K	Q	Q̄
L	H	X	X	X	X	X	H	L
H	L	X	X	X	X	X	L	H
L	L	X	X	X	X	X	H*	H*
H	H	⌋	⌋	⌋	L	L	Q ₀	Q̄ ₀
H	H	⌋	⌋	⌋	H	L	H	L
H	H	⌋	⌋	⌋	L	H	L	H
H	H	⌋	⌋	⌋	H	H	TOGGLE	TOGGLE

positive logic: J = J1-J2-J3
 K = K1-K2-K3



NOTES: 1. With all outputs open, I_{CC} is measured with the Q and Q̄ outputs high in turn. At the time of measurement, the clock input is at 4.5V.
 2. H=high-level (steady state); L=low level (steady state); X=irrelevant; ⌋=high-level pulse; data inputs should be held constant while clock is high; data is transferred to output on the falling edge of the pulse.
 Q₀=the level of Q before the indicated input condition were established.
 TOGGLE: Each output changes to the complement of its previous level on each active transition (pulse) of the clock.
 * This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.