EF6802 • EF6808

MICROPROCESSOR WITH CLOCK AND OPTIONAL RAM

T-49-17-06

The EF6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present EF6800 plus an internal clock oscillator and driver on the same chip. In addition, the EF6802 has 128 bytes of con-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing VCC standby; thus, facilitating memory retention during a power-down situation. The EF6802 is completely software compatible with the EF6800 as well as the entire EF6800 family of parts. Hence, the EF6802 is expandable to 64 K words.

The EF6808 is identical to the EF6802 without on board RAM


The EF6808 is identical to the EF6802 without on-board RAM.


- On-Chip Clock Circuit
- 128 x 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the EF6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-8it Word Size
- 16-Bit Memory Addressing
- Interrupt Capability
- Three available versions: EF6802/08 (1.0 MHz), EF68A02/08 (1.5 MHz), EF68B02/08 (2.0 MHz).

MOS


(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)


MICROPROCESSOR WITH CLOCK AND OPTIONAL RAM





This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcoputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts. In the 6800 Microcomputer family.





87D 09231 T-49-17-06

This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the 6800 Microcomputer family.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	٧
Operating Temperature Range EF6802, EF680A02, EF680B02 EF6802, EF68A02, EF68802 : V suffix EF6802, EF68A02 : M suffix EF6808, EF68A08, EF68B08	TA	0 to +70 -40 to +85 -55 to +125 0 to +70	°C
Storage Temperature Range	Tstg	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient) Plastic Ceramic PLCC	ΑLθ	100 50 100	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, $T_{\rm J},$ in $\,^{\rm o}{\rm C}$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$

Where:

T_A = Ambient Temperature, °C

 $\theta_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W$

PD=PINT+PPORT

PINT # ICC × VCC, Watts - Chip Internal Power

PPORT■Port Power Dissipation, Watts — User Determined

For most applications PPORT ◀PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

PD = K + (TJ + 273°C)

(2)

(1)

Solving equations 1 and 2 for K gives:

 $K = PD \bullet (TA + 273 \circ C) + \theta JA \bullet PD^2$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

EK T-49-17-06

C ELECTRICAL CHA	CH	aracteristic			Symbol	recent 1	Тур	Max	Unit
Input High Voltage		09232	D	EXTAL RESET	VIH	V _{SS} +2.0 V _{SS} +4.0	-	V _{CC}	٧
Input Low Voltage	·		Logic, E	XTAL, RESET	VIL	V _{SS} -0.3		V _{SS} +08	V
Input Leakage Current ($V_{10} = 0$ to 5.25	V, Vcc = max)		Logic	l _{in}		1.0	2.5	μΑ
Output High Voltage (ILoad = -205 AA, V (ILoad = -145 AA, V	CC = wiu) CC = wiu)		A0-A15,	DO-D7 R/W, VMA, E BA	Voн	V _{SS} +2.4 V _{SS} +2.4 V _{SS} +2.4	- - -	- -	٧
(ILoad = - 100 µA, V Output Low Voltage (I	Load = 1.6 mA	VCC = min)			V _{OL}		-	Vss+04	V
Internal Power Dissipa	tion (Measured	at TA = 0°C)		Power Down	V _{SBB}	4.0 4.75	0.760	1.0 5.25 5.25	V
VCC Standby Standby Current		· · · · · · · · · · · · · · · · · · ·		Power Up	V _{SB} I _{SBB}	4.75	=	80	m
Capacitance / (V _{in} = 0, T _A = 25°C,	(= 1.0 MHz)		Logic	DO-D7	Cin	-	10 6 5	12.5 10	pl
				15, R/W, VMA		-	-	12	, b

^{*}In power-down mode, maximum power dissipation is less than 42 mW. #Capacitances are periodically sampled rather than 100% tested.


CONTROL TIMING (V_{CC} = 5.0 V ± 5%, V_{SS} = 0, T_A = T_L to T_H, unless otherwise noted)

SON THOSE THINNEY VOC. S.S. S.	Symbol		802 808		3A02 3A08		3B02 3B08	Unit
Characteristics	Symbol	Min	Max	Min	Max	Min	Max	
	fo	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Frequency of Operation	fXTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHz
Crystal Frequency	4×10	0.4	4.0	0.4	6.0	0.4	80	MHz
External Oscillator Frequency		100	-	100		100	<u>-</u> -	ms
Crystal Oscillator Start Up Time	'trc	100	<u> </u>	1.00		-		
Processor Controls (HALT, MR, RE, RESET, IRQ NMI) Processor Control Setup Time	1PCS	200	-	140	-	110	-	ns
Processor Control Rise and Fall Time (Does Not Apply to RESET)	IPCr, IPCf	_	100		100		100	ns

US TIMIN	IG CHARACTERISTICS 87D 09233	D	T-	40	7 - 1	17:	0	6	<u>. </u>
ldent.	Characteristic	Symbol		802 808		8A02 8A08		8B02 8B08	Unit
Number			Min	Max	Min	Max	Min	Max	·
1	Cycle Time	lcvc	1.0	10	0 667	10	05	10	μS
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	tr. tr	-	25	-	25		25	ns
9	Address Hold Time*	1AH	20	-	20	-	20	-	ns
12	Non-Muxed Address Valid Time to E (See Note 5)	tAV1	160	270	100	-	50 -	-	ns
17	Read Data Setup Time	IDSR	100		70		60		ns
18	Read Data Hold Time	1DHR	10	-	10	-	10	-	ns
19	Write Data Delay Time	IDDW	-	225		170	-	160	ns
21	Write Data Hold Time*	tDHW	30	-	20		20		ns
29	Usable Access Time (See Note 4)	IACC	535	-	335		235	-	ns


^{*}Address and data hold times are periodically tested rather than 100% tested.

FIGURE 2. - BUS TIMING



NOTES:

- 1. Voltage levels shown are V_L≤0.4 V, V_H≥2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
- 3. All electricals shown for the EF6802 apply to the EF6808, unless otherwise noted.
- 4. Usable access time is computed by: 12+3+4-17.
- 5. If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (EF68A02, EF68B02, EF68B02, EF68B08). On-board RAM can be used for data storage with all parts.
- 6. All electrical and control characteristics are referenced from: T_L = 0°C minimum and T_H = 70°C maximum.



MPU REGISTERS

DT-49-17-06

A general block diagram of the EF6802 is shown in Figure 6. As shown, the number and configuration of the registers are the same as for the EF6800. The 128x8-bit RAM* has been added to the basic MPU. The first 32 bytes can be retained during power-up and power-down

conditions via the RE signal.

The EF6808 is identical to the EF6802 except for on-board RAM. Since the EF6808 does not have on-board RAM pin 36 must be tied to ground allowing the processor to

utilize up to 64K bytes of external memory.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

PROGRAM COUNTER

The program counter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage 87D 09235 DT-49-17-6 of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).


CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.


Figure 8 shows the order of saving the microprocessor status within the stack.

*If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (EF68A02, EF68A08, EF68B02, and EF68B08). On-board RAM can be used for data storage with all parts.

FIGURE 7 -- PROGRAMMING MODEL OF THE MICROPROCESSING UNIT







MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the EF6800 except that TSC, DBE, RAM Enable (RE)

Crystal Connections EXTAL and XTAL Memory Ready (MR) VCC Standby Enable ¢2 Output (E)

The following is a summary of the MPU signals:

ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the HALT mode, the machine will stop at the end of an instruction, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur tpcs before the falling edge of E and

the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this

BUS AVAILABLE (BA) - The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the

D

87D 09237

WAIT state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST (IRQ) T- 49-17-06

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT

A nominal 3 k Ω pullup resistor to VCC should be used for wire-OR end optimum control of interrupts. IRQ may be tied directly to VCC if not used.

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ. Power-up and reset timing and powerdown sequences are shown in Figures 9 and 10, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the trc power-up reset

that is required.

When RESET is released it must go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid


NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input requests that a nonmaskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the condition code register has no effect on NMI.

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k Ω pullup resistor to VCC should be used for wire-OR and optimum control of interrupts, \overline{NMI} may be tied

FIGURE 9 - POWER-UP AND RESET TIMING



directly to V_{CC} if not used.
Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1

gives the memory map for interrupt vectors.

TABLE 1 — MEMORY MAP FOR INTERRUPT VECTORS

Ve	ctor	Description
MS	LS	Description
\$FFFE	SFFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request







FIGURE 11 - MPU FLOWCHART







Nominal Crystal Parameters*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
Rs	60 Ω	50 Ω	30-50 Ω	20-40 Ω
co	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
0	>40K	>30K	>20K	> 20K

^{*}These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 13 - SUGGESTED PC BOARD LAYOUT

Example of Board Design Using the Crystal Oscillator




FIGURE 14 - MEMORY READY SYNCHRONIZATION






FIGURE 15 - MR NEGATIVE SETUP TIME REQUIREMENT

E Clock Stretch



The E clock will be stretched at end of E high of the cycle during which MR negative meets the tpcs setup time. The tpcs setup time is referenced to the fall of E. If the tpcs setup time is not met, E will be stretched at the end of the next E-high % cycle. E will be stretched in in-

Resuming E Clocking



The E clock will resume normal operation at the end of the ½ cycle during which MR assertion meets the tpcs setup time. The tpcs setup time is referenced to transitions of E were it not stretched. If tpcs setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the tpcs references occur, unless the synchronizing circuit of Figure 14 is used.

RAM ENABLE (RE -- EF6802 ONLY)

A TTL-compatible RAM enable input controls the on-chip RAM of the EF6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM Enable must be low three cycles before VCC goes below 4.75 V during power-down. RAM enable must be tied low on the EF6808. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than $tp_W\phi$ L. The EF6802 and EF6808 are dynamic parts except for the internal RAM, and require the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the 4xfo signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to VCC) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is tcyc.

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is e single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to $\phi 2$ on the EF6800. This output is capable of driving one standard TTL load and 130 pF.

VCC STANDBY (EF6802 ONLY)

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB.

MPU INSTRUCTION SET 87D 09241 DT-49-17-06 The instruction set has /2 different instructions. Included

are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the EF6800.

MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator \boldsymbol{A} or accumulator \boldsymbol{B} is specified. These are one-byte instructions.

IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

87D 09242

D

IMPLIED ADDRESSING T-49-17-06 In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

RELATIVE ADDRESSING .

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

ABA ADC ADD AND ASR BCS BEGE BEGE BHI BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS	Add Accumulators Add with Carry Add Logical And Arithmetic Shitt Left Arithmetic Shitt Left Arithmetic Shitt Left Branch if Carry Clear Branch if Carry Clear Branch if Carry Set Branch if Greater or Equal Zero Branch if Greater or Equal Zero Branch if Greater than Zero Branch if Higher Bit Test Branch if Less or Equal Branch if Less or Equal Branch if Less than Zero Branch if Minus Branch if Not Equal to Zero Branch if Overflow Clear Branch if Overflow Clear Branch if Overflow Set	CLV CMP COX DAA DEC DEX EOR INC INX JAP LDS LDS LDS LDS LDS NO	Clear Clear Overflow Compare Compare Complement Compare Index Register Decimal Adjust Decrement Decrement Index Register Exclusive OR Increment Increment Index Register Jump Jump to Subroutine Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right Negate No Operation	PUL ROLL RORL RTS SBA SBC SELV STA STX SUB TAPA TST TSX TXS	Pull Data Rotate Left Rotate Right Return from Interrupt Return from Subroutine Subtract Accumulators Subtract with Carry Set Carry Set Interrupt Mask Set Overflow Store Accumulator Store Stack Register Store Index Register Subtract Software Interrupt Transfer Accumulators Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer
CBA CLC CLI	Compare Accumulators Clear Carry Clear Interrupt Mask	ORA PSH	Inclusive OR Accumulator Push Data	WAI	Wait for Interrupt

87D 09243 DT-49-17-06 TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

							AD	DAES	\$ING	MO	DES						BOOLEAN/ARITHMETIC OPERATION	CO	O.	co	DE	REC
			HME	0	D	IREC	Ţ]	(DE)		E	XTN	D	iM	PLI	D	(All cogestor labels					1 1
OPERATIONS .	MHEMONIC	OP		z	OP	`	=	QP.	•	=	OP		=	OP		=	refer to contents)	۳	빜	1	1	Ÿ
Add	ADDA	38.	2	2	98	3	2	AB	5	2	88	4	3				A+H+A	!!				!
Add Acmitrs	ADDA ABA	CB	2	2	DB	3	2	EB	5	2	FB	4	3	18	2	,	B • M - B A • B - A	H				
Add with Carry	ADCA	89	2	2	99	3	2	AS	5	2	89	4	3	"	•	•	A·H·C+A	Ш	- 1			ili
Aug Hill Gerry	AOCB	C9	ì	2	09	š	ì	E9	5	2	F9	i	3	1			B+M+C→B	lil	•			ili
And	ANDA	84	2	2	94	3	2	A4	5	2	84	4	3	1			A-H-A		۰	1		R .
	ANDB	C4	2	2	04	3	2	E4	5	2	F4	4	3	1			B · M → B	•	•			R
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	85	4	3				A·M.	:	•	! †		R
Cleu	BITB	CS	2	2	05	3	2	65 6F	5	2	F5 7F	6	3	ı			8 · M 00 - M	:	:	ál.		R
Utu	CLRA	1			1			٠.	•	•	"	۰	٠,	4F	2	1	00 - A					R I
	CLRB			- !	1									SF	ž	i	00 → B					R
Compare	CMPA	aı.	2	2	91	3	2	Al	5	2	81	4	3	l			A = M	•	•	t l	1	1
	CMPB	C1	2	2	DI	3	2	E1	5	2	F1	4	3	l			B - M	•	•	11		1
Compare Acmitra	ÇBA										۱			111	2	1	A - B □	:	:			i i
Complement, 1's	COM	l						63	7	2	73	5	3	43	2	ı	M→H Ā→A		:			R :
	COMA COMB	١.									Ì			53	2	i	6~B		•			R
Complement, 2's	NEG	l						60	7	2	70	6	3	"	٠	•	00 - M → M					ök
(Negate)	NEGA	l							•	-	``	-	-	40	2	1	00 A A				1 (OK.
	NEGB	ļ									ŀ			50	2	1	00 – 8⊶8	•	•	1	ıķ	Эk
Decimal Adjust, A	DAA										l			19	2	1	Converts Binary Add of BCD Characters	•	•	ŧ	ij	1 (
_								١	_		١	_	_	l			into BCD Format	Ы		.1	ı.	J
Decrement	DECA	1						6A	,	2	7A	6	3	44	,	1	M - 1 → M A - 1 → A		:		! (3
	DECA	1			l						l			5A	2	i	8-1-6	ы	:		il	31.
Exclusive OR	EORA	88	2	2	98	3	2	88	5	2	88	4	3	٦,	٠		A⊕M → A		•		ì١	ĸ,
22041114 011	EORB	C8	ž	2	Ď8	3	2	E8	5	2	FB	i	3	l			8⊙4 -8		•		1	R
Increment	INC	١.			ļ			6C	1	2	10	6	3	l			M + 1 M	•	•		ıķ	30
	INCA	1			ĺ										2	1	A+1-A	•	•		١Ķ	<u> </u>
	INCB	1			۱		_	٠.			١		_	SC	2	1	B+1-B		•			9
Load Armitr	LDAA LOAB	86 C6	2	2	96	3	2	A6 E6	5	?	86 F6	4	3				M~A M~B	1:1	•			B
0-1	ORAA	8A	2	2	94	3	2	AA	5	2		,ã	3	i			A+H-A			٠.	.,	
Or, Inclusive	ORAB	CA	2	ź	OA	.3	ź	EA	5	2	FA	4	1	l			B + M → B					a)
Push Data	PSHA	ľ	•	٠	"	٠	٠		•	•	'^	•	•	36	4	1	A→MSP, SP - 1 → SP		•	٠,		•
	PSHB				l			l						37	4	τ	8 → MSP, SP - 1 - 5P		•	۰		• •
Puil Cata	PULA				l									32	4	1	SP + 1 → SP. MSP → A	10	۰			•
	PULB	l			l						١	٠.		33	4	1	SP + 1 → SP, MSP → B	•	•			<u>.</u> l'
Rotate Left	ROL Rola	1			l			69	1	2	19	6	3	49	2	1	M) Co - commo		:		ik	9
	ROLB	ŀ			l									59	2	i	6 c b7 - 60	•			i	ង
Rotate Right	ROR	l			l			66	7	2	76	6	3	"	•	•	wi		•		ik	999
•	RORA	ļ			1									46	2	1	v} r-o - amazai	1•	•	1	ŧķ	Ō١
	RORB	1			1									56	2	1	B C 67 - 60	•	۰		ŧΚ	Q)
Shili Leli, Arithmetic	ASL				1			68	7	2	78	6	3		_		M -	•	٠		١K	9
	ASLA	ŀ						1						48 58	2	1	A C - C - C - C - C - C - C - C - C - C		•		١K	8
Shift Right, Anthostic	ASLB ASR	ŀ			ŀ			6/	7	2	11	6	3	20	-	٠	H)	П	:	;	:0	9999
Perut vidur' Wattrebette	ASRA							"	•	•	l '''	•	•	47	2	1		1.			ik	ଧ
	ASRB	1			1			i			ŀ			57	ž	i	67 60 C		•		ik	ര്
Shift Right, Logic	LSR	1			l			64	1	2	74	6	3				w)		•		ık	Ĭ
	LSRA.	1			1						l			44	2	1	A} 0-00000 - 0	•	٠		١ķ	9
	LSRB	1									l			54	2	1	0	•	۰			
Store Acmitr	STAA	1			97	4	2	A7 E7	6	2	B7	5	3	ŀ			A-M	!	•	٠,		4
Subtract	STAB SUBA	80	2	2		3	2	AO	6 5	2	B0	4	3				B - M A - M - A	:	:	' 1		R
Supplet	SUBB.	CO	ź	2			ź	EO	5	2	FO	4	3	1			B- M-B			il		il
Subtract Acmites	SBA	"	•	-	١٠٠	•	•	١.,	٠	٠	۱۰۰	•	•	10	2	1	A-B-A			Н		il
Subtr with Carry	SBCA	82	2	2	92	3	2	AZ	5	2	BŻ	4	3	ΙĨ	-	•	A-M-C-A	•				il
	SBCB	CS	2	2		3	2	ΕZ	5	2	f2		3	l			B -M - C →B	•	•	1	ı	1
Transfer Acmitrs	TAB	ł			1			l			1			16	2	1	A-B	•	•			R
	TOA	1			1			١.,	,		١,,			17	2	1	8-A		•			4
Test, Zero or Minus	TST TSTA	1			1			60	7	2	10	6	1	40	2	1	M - 00 A - 00	:	:			R
	TSTB	1			1			1						50	2	i	B - 00					Ř
		1									1					•	1	1	_	ப	ż	-:1

LEGENO:

- Boolean Inclusive OR,
 Boolean Exclusive OR,
 Complement of M.
 Transfer Into,
 Bit = Zero,
 Byte = Zero,

- Number of NPU Cyrles.
 Number of Program Bytes.
 Arithmetic Rinus.
 Boodens AND.
 Mgp Contents of memory tocation pointed to be Stack Pointer.

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

CONDITION CODE SYMBOLS:

- Half carry from bis 3,
 Intercept mask
 Regative (sign bis)
 Zero (byte)
 Ownflow, 2's complement
 Carry from bis 7
 Reset Always
 Set Always
 Test and set if true, cleared otherwise
 Not Affected

87D 09244 DT-49-17-06 TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

•																		COP	10.	ÇO	DE	RE	G.
	Г	IM	IME	D	0	REC	T	- 11	VDE2	K	E	XTN	П	IM	PLIE	0	,	5	4	3	2	1	亘
POINTER OPERATIONS MINE	MONIC	DP	-	#	OP	~	#	OP	-	*	OP	~	*	OP	1	*	BOOLEAN/ARITHMETIC OPERATION		. 1	_	_	_	_
Compare Index Reg Decrement Index Reg Decrement Stack Pott Decrement Stack Pott Decrement Stack Pott Load Index Reg Load Stack Pott Store Index Reg Store Stack Pott Index Reg Store Stack Pott Index Reg Store Stack Pott Index Reg Stack Pott Tidex Reg Stack Pott Tidex Reg Stack Pott Ti	$\overline{}$	BC CE BE	3 3	3	OE 9E DF 9F	4	2 2 2	EE AE EF AF	6 6 7	2 2	FF BE FF BF	5 5 6	3 3 3	09 34 08 31	4 4 4 4	1 1 1	$X_H - M$, $X_L - (M + 1)$ X - 1 - X SP - 1 - SP X + 1 - X SP + 1 - SP $M - X_H \cdot (M + 1) - X_L$ $M - SP_H \cdot (M + 1) - SP_L$ $X_H - M \cdot X_L - (M + 1)$ $SP_H - M \cdot SP_L - (M + 1)$ X - 1 - SP SP - 1 - X		• • • • •			• • • R R	•

TABLE 5 - JUMP AND BRANCH INSTRUCTIONS

																CDN	D. C	ODE	REG	
•		RE	LAT	VE	ī	NDE	X ·	E	XTN	D	IM	PLIE	D		5	4	3	2	1	0
OPERATIONS .	MNEMONIC	OP	~	#	OP	~	#	OP	[-]	#	OP	~	#	BRANCH TEST	H	1	N	Z	V	C
Branch Alweys	BRA	20	4	2	Г									None	•	•	•	•	•	
Branch If Carry Clear	BCC	24	4	2	l	l			l !		1			[C*0	•	٠ ا	١•	1.	•	1.
Branch If Carry Set	BCS	25	4	1 2	l		1	l	1 3					C=1 .	•	•		•		١.
Branch If = Zero	860	27	4	1 2	ĺ	ı	'							Z=1	•	•	•		٠.	١.
Branch If > Zero	BGE	20	1	1 2		1	1	-	1			ĺ	l	N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	l i	13	l	i	1		l	1				Z+(N @ V) = 0		•	•	•	•	•
	811	22	l à	1 2	1	1		l	ŀ	ļ.		1		C+Z=0	•	ŀ	•	١.		1.
Branch II Higher	BLE	2F	17	;	1	l		ŀ	1	l	l	l	l	Z + (N ⊕ V) = 1	•					•
Branch II ≤ Zero	BLS	23	17	l à	l		1	l	1	i	l	l l	1	C+Z=1					•	۱.
Branch If Lower Or Same		20	17	1 2	1	1		1	l	Į.				N ⊕ V = 1			•			•
Branch II < Zero	BLT	2 ZB	1:	2	1	ŀ	1	l	1	1	1		1	N=1						•
Branch If Minus	BMI		13	1 2	1	ı	1	l		1	l	1		Z=0			ļ.		•	
Branch II Not Equal Zero	BNE	26	1:	١;	1	1	ı	l				ı	l	V=0						
Branch II Overflow Clear	BVC	28	1:	1 2	1	1	1		1	1	1	1	1	V=1			١.			
Branch II Overflow Set	BVS	29	1:	1 -	1	l l	1		1	1		l	1	N=0			1.			
Branch II Plus	BPL	2A	1 4	2		1	1	i		l		l	ł	1 1 "						
Branch To Subroutine.	BSR	80	18	2	1	١.	1:	7E	3	3	1	l	1	See Special Operations		۱.				1.
Jump	JMP	į.	1		6E		2			1 3	Ι.		ı	(Figure 16)	١.			٠ ا	١.	ŧ٠
Jump To Subroutine	JSR		1	1	AO	8	2	80	9	1 3	١.,	١,	١,	1 4 7	1.	١.	١.			١.
No Operation	NOP		1		1	1	1	1	1	1	10		1:	Autences Frog. Com. Only	-1-	1 _	<u>.</u> -	(iii)		<u>.</u>
Return From Interrupt	RTI			1	1	i	ı	i	Į.	1	3B	10	1!	1.	١.		1.	~•		1 4
Return From Subroutine	RTS	1	1	1	i i	1	1	1	l	1	39	1.5	1!	I a a constitue	- 1 -					1
Softwere Interrupt	SWI	1	ı	ı	1	1	l	1	i	1	3F	12	1!	See Special Uperations (Figure 16)		0	٦ ا			٠,١
Wait for Interrunt	WAI	1	1	1	1	1	1		1	1	3E	19	11) trigule to		16	<u> </u>		1-	




TABLE 6 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

COND. CODE REG.

		I.M	PLIE	D		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	BOOLEAN OPERATION	H	1	N	z	٧	C
Clear Carry	CLC	ОC	2	ī	0 ~ C	•	•	•	•	•	A
Clear Interrupt Mask	ĈLT	0E	2	1	0-1	•	R	•	•	•	•
Clear Overflow	CLV	OA	2	1	0 - v	•			•	R	•
Set Carry	SEC	00	2	1	1 ~ C	•	•	•			5
Set Interrupt Mask	SEI	OF	2	1	11	•	S			•	•
Set Overflow	SEV	80	2	1	1 → V	•	•		l e	l s	
Acmitr A → CCR	TAP	06	2	1	A -+CCR	l —	_	<u> </u>	<u> </u>		_
CCR → Atmitr A	TPA	07	2	1	CCR → A	•	•	•	Ī•		

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

1	(Bit V)	Test. Résult = 10000000?	7		Test: Sign bit of most significant (MS) byte = 17
2	(Bit C)	Test: Result # 000000000?	В	(Bit V)	Test: 2's complement overflow from subtraction of MS bytes?
3	(Bit C)	Test. Decimal value of most significant BCO Character greater than nine?	9	(Bit N)	Test. Result less than zero? (Bit 15 = 1)
		(Not cleared if previously set.)	10	(AII)	Load Condition Code Register from Stack. (See Spacial Operations
4	(Bit V)	Test: Operand = 10000000 prior to execution?	11	(Bit I)	Set when interrupt occurs. If previously set, a Non-Maskable
5	(Bit V)	Test: Operand = 01111111 prior to execution?			Interrupt is required to exit the wait state.
6	(6:t V)	Test- Set equal to result of N⊕C after shift has occurred.	12	(All)	Set according to the contents of Accumulator A.

	Ŷ					8	370	0 0	9246	Ð	T	: 4	9	- / 4	7-	0	6
	(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	•	
ADC	×	•	2	3	4	5	•	•	INS		•	•	•	•	•	4	
ADD	×	•	2	3	4	5	•	•	INX		•	•	•	3	•	4	
AND	x	•	2	3	4	5	•	•	JMP		•	•	•	9	4 8	•	
ASL		2	•	•	6 6	7 7	•	•	JSR LDA	. x	:	2	3	4	5	•	
ASR BCC		2	•	•	ο.	′	:	4	LDA	^	:	3	4	5	6	-	
BCS		•	:	•	•	•	•	4	LDS LDX		:	3	4	5	ĕ		
BEA		:	•	:	:		- :	4	LSR		2	•		6	7	•	
BGE						•	•	4	NEG		. 2	•	•	6	7	•	
BGT		•	•	•	•	•	•	4	NOP		•	•	•	•	•	2	
ВНІ		•	•	•	•	•	•	4	ORA	×	•	2	3	4	5	•	
BIT	×	•	2	3	4	5	•	•	PSH		. •	•	•	•	•	4	
BLE		•	•	•	•	•	•	4	PUL ROL		•	•	•	6	•	4	
BLS		•	•	•	•	•	•	4	ROL		2	•	•	6	7 7	:	
BLT BMI		•	•	•	•	•	•	4	RTI		2	•	•	•		10	
BNE		•	•	•	•	•	:	4	RTS		•	:	-	•	:	5	
BPL		•	•	•	•	•	:	4	SBA		:	•	•	:	•	2	
BRA		:		:	-	:	-	4	SBC	×	-	2	3	4	5	•	
BSR				•		•		8	SBC SEC		•	•	•	•	•	2	
BVC				•			•	4	SEI SEV		•	•	•	•	•	2	
BVS		•	•	•	•	•	•	4	SEV		•	•	•	•	•		
CBA		•	•	•	•	•	2	•	STA	×	•	•	4	5	6	•	
CLC		•	•	•	•	•	2	•	STS		•	•	5	6	7	•	
CLI		•	•	•	•	•	2	•	STX		•	•	5	6	7	•	
CLR		. 2	•	•	6	7	•	•	SUB	×	•	2	3	4	5	12	
CLV		•	•	•	4	5	2	•	SWI TAB		•	•	•	•	•	2	
CMP	×	•	2	3	6	7	•	•	TAP		•	•	•	:	:	5	
COM		2	3	4	5	6	•	•	TBA			-	:	-	Ī	2	
DAA		:		-	•	•	2	•	TPA			:			•	2	
DEC		2			6	7	-	•	TST TSX		2	•	•	6	7	•	
DEC DES		-		•	•	•	4	•	TSX		•	•	•	•	•	4	
DEX		•	•	•	•	•	4	•	TSX		٠.	•	•	•	•	4	
EOR	x		2	3	4	5	•	•	. WAI		•	•	•	•	•	9	

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 4 cycles.

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line (R/ \overline{W}) during each cycle

for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware

SYCLE OPERATION
87D 09247
By the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.) table.)

TABLE 8 - OPERATIONS SUMMARY

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
MMEDIATE						
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	2	2	1	Op Code Address + 1	1	Operand Data
BIT SBC			-	·		
CMP SUB		1	1	Op Code Address	1	Op Cade
LDS	3	2		Op Code Address + 1	i	Operand Data (High Order Byte)
LDX	"	3	;	Op Code Address + 2	1	Operand Data (Low Order Byte)
DIRECT			الني ا	Op code Address + 2	<u>-</u>	Options Data (2011 Diday Dyles)
ADC EOR	1	1	1	Op Code Address	1	Op Code
ADD LDA		2		Op Code Address + 1	1	Address of Operand
AND ORA BIT SBC	3	3	1 1	Address of Operand	1	Operand Data
CMP SUB				7,00,000		
CPX		1	1	Op Code Address	1	Op Code
LDS LDX	4	2	1	Op Code Address + 1	1	Address of Operand
LUX	1	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	. 1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
	1	4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Règister Data (Low Order Byte)
INDEXED						T
JMP		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Offset
	1	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
ADC EOR ADD LDA	ŀ	1	1	Op Code Address		Op Code
AND ORA		2	1	Op Code Address + 1	1	Offset Irrelevant Data (Note 1)
BIT SBC CMP SUB	5	3	0	Index Register	;	Irrelevant Data (Note 1)
om. oob		4	0	Index Register Plus Offset (w/o Carry)	'	· ·
	 	5	 !	Index Register Plus Offset	1	Operand Data Op Code
CPX LDS		1	1 1	Op Code Address	'	Offset
LDX		2	1	Op Code Address + 1	;	Irrelevant Data (Note 1)
	6	3	0	Index Register	;	Irrelevant Data (Note 1)
		5	P	Index Register Plus Offset (w/o Carry) Index Register Plus Offset	;	Operand Data (High Order Byte)

D T- 49-17-06

Op Code

STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
•	- 6	3	0	Index Register	1	Irrelevant Date (Note 1)
		. 4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	frrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG		2	1	Op Code Address + 1	1	Offset
CLR ROL COM ROR	7	3	0	Index Register	1	Irrelevant Data (Note 1)
DEC TST	′ ′	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
INC		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		. 7	1/0	Index Register Plus Offset	0	New Operand Data (Note 3)
·			(Note 3)			
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Cade Address + 1	1	Offset
	7	3	0	Index Register	1	Irrelevant Data (Note 1)
	′	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
	1	7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR	 	1	1	Op Code Address	1	Op Code
Juli	l	2	1	Op Code Address + 1	1	Offset
		3	ò	Index Register	, ,	Irrelevant Data (Note 1)
	۱.			Stack Pointer	0	Return Address (Low Order Byte)
	8	5	;	Stack Pointer – 1	0	Return Address (High Order Byte)
	l	6		Stack Pointer — 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
	1	8	ŏ	Index Register Plus Offset (w/o Carry)		Irrelevant Data (Note 1)
EXTENDED	ــــــــــــــــــــــــــــــــــــــ			That inguity is	لبنا	
JMP		- 1	1	Op Code Address	1	Op Code
STATE OF THE STATE	3	2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
	"	3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA]	2	1	Op Code Address + 1	l 1	Address of Operand (High Order Byte)
AND ORA BIT SBC	4	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte) -
CMP SUB	1	. 4	1	Address of Operand	1	Operand Data
CPX	 	1	 	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDX	5	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	ľ	4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	;	Address of Operand + 1		Operand Data (Low Order Byte)
		1	1	Op Code Address	1	Op Code
STA A STA B	1	2	;	Op Code Address + 1	;	Destination Address (High Order Byte)
	_ ا	3	;	Op Code Address + 2	;	Destination Address (Low Order Byte)
	5	4	;	Operand Destination Address	;	Irrelevant Data (Note 1)
	1	5	1	Operand Destination Address Operand Destination Address		Data from Accumulator
401 100	 	1	+	Op Code Address	1	Op Code
ASL LSR . ASR NEG	1 .	1 '	;		;	Address of Operand (High Order Byte)
CLR ROL	1	2		Op Code Address + 1	;	Address of Operand (Low Order Byte)
COM ROR	6	3	1	Op Code Address + 2	;	Current Operand Data
INC		4	1	Address of Operand	'	Irrelevant Data (Note 1)
		5	0	Address of Operand	'	New Operand Data (Note 3)
		6	1/0 (Note	Address of Operand	١ "	Herr Operand Data (140te 3)
	1		3)	<u> </u>		<u> </u>

TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

Op Code Address

Cycle VMA

Address Mode and Instructions INDEXED (Continued)
STA 87D 09248 Address Bus

D

	·	т		BLE 8 - OPERATIONS SUMMARY (CO	NTINUED	87D 09249 T-49-17-06
Address Mode and Instructions EXTENDED (Continued)	Cycles	Cycle	VMA		R/W Line	'
STS	'	1 .		1 0-0-1		
STX	ĺ	1 2	1	Op Code Address	1 1	Op Code
		1 -	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	3	1	Op Code Address + 2	1. 1	Address of Operand (Low Order Byte)
	İ	4	0	Address of Operand	1	Irrelevant Data (Note 1)
	İ	5	1	Address of Operand	0	Operand Data (High Order Byte)
ISO	 -	6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
von		1	1	Op Code Address	1	Op Code
	l	. 2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte
	l	3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Cade of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1 1	Address of Subroutine (Low Order Byte)
						T THE CONTRACT OF THE PARTY OF
	2	1	1	Op Code Address	1	Op Code
	•	2	1	Op Code Address + 1	1 1	Op Code of Next Instruction
CBA LSR TAB		1			1 '	Op Code of Next Instruction
						<u></u>
CLR ROL TPA				٠	İ	ĺ
				•	1	f .
						ĺ
DEX		1	.1	Op Code Address	1	Op Code
NS	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction.
· · · ·		3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	frrelevant Data (Note 1)
′эн	- 1	1	1	Op Code Address	1	Op Code
J	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	- [3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer - 1	1	Accumulator Data
JSR 9 INHERENT A8A DAA SEC ASL DEC SEI ASR INC SEV CRA LSR TAB CLC NEG TAP CLI NOP TRA CLY ROP TSA CLY ROP TST COM SBA DES NS NX 4 PSH 4 3 4 3 4 XS XS	1	1	Op Code Address	1	Op Code	
Ī	ا م	2	1	Op Code Address + 1	1 1	Op Code of Next Instruction
	7	3	0	Stack Pointer	1	Irrelevent Data (Note 1)
		4	1	Stack Pointer + 1	l i l	Operand Data from Stack
SX		1	1	Op Code Address	1	Op Code
i		2	1	Op Code Address + 1	1 ; 1	-
	7	3	0	Stack Pointer	;	Op Code of Next Instruction
		4	0	New Index Register	;	Irrelevant Data (Note 1)
XS	$\neg \uparrow$	1	1	Op Code Address		frrelevant Data (Note 1)
İ	. 1	2	1	Op Code Address + 1	!	Op Code
i	4 [Index Register	!	Op Code of Next Instruction
ļ	- 1	· 1	ö	New Stack Pointer	1	Irrelevant Date
rs			i 			irrelevant Data
	1		;	Op Code Address	1	Op Code
1	_ 1	- 1	- 1	Op Code Address + 1	1	Irrelevant Data (Note 2)
1	°		0	Stack Pointer	1	Irrelevant Data (Note 1)
			<u> </u>	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
i		5	1	Stack Pointer + 2	1	Address of Next Instruction (Law

TABLE 8 - OPERATIONS SUMMARY (CONCLUDED) T-49-17-06

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus
NHERENT (Continued)						
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	6	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
	ŀ	6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
	İ	7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer 5	P	Contents of Accumulator B
•		9_	1	Stack Pointer — 6	1	Contents of Cond. Code Register
RTI .		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Date (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
**		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
	١.	6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	. 1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
-		9	1	Stack Pointer + 6	1	Next Instruction Address from Steck (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	1	- 1	1	Op Code Address	1	Op Code
		2	1.	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
•	٠	6	1	Stack Pointer - 3	-0	Index Register (High Order Byte)
	12	7	1	Stack Pointer - 4	0	Contents of Accumulator A
	1	l s	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
	1	12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE	T	1	1	Op Code Address	1	Op Code
BCS BLE BPL	١.	2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC	4	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR	t	+	1	Op Code Address	1	Op Code
5011		2	1	Op Code Address + 1	1	Branch Offset
		3	.	Return Address of Main Program	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	;	Stack Pointer 1	ı	Return Address (High Order Byte)
	1	6		Stack Pointer - 2	1	Irrelevant Data (Note 1)
		1 .	1		1	Irrelevant Date (Note 1)
		1 7	1. 0	Return Address of Main Program		

NOTES:

1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition.


Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.


2. Data is ignored by the MPU.


3. For TST, VMA = 0 and Operand data does not change.

4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address.

PHYSICAL DIMENSIONS







ORDERING INFORMATION

		_	Device ackage		J				ening le . temp.			٠	
The table below horizontally level. Other possibilities on					nations 1	for paci	cage, o				nd scre	ening	
DEVICE		PACKAGE				OP	ER. TE	MP	SCREENING LEVEL				
DEVICE	С	J	P	E	FN	L.	٧	М	Std	D	G/B	B/1	
	•		•		•	•			•				
EF6802/06 (1.0 MHz)	•		•				•	Π	•				
				•				•	•		NG LEV	•	
	•		•			•			•				
EF68A02/A08 (1.5 MHz)	•		•		1	<u> </u>	•		•			1	
	•		T	•				•	•		•	•	
rheapaginas in A seli-1	•		•			•			•				
EF68B02/B08 (2.0 MHz)	•		1				•		•		•		
Examples : EF6802C, EF6	802CV, E	F68021	M, EF	802EN	1 G/B								
Package ; C ; Ceramic D!											*** 1		

