

# 8085AH/8085AH-2/8085AH-1 8-BIT HMOS MICROPROCESSORS

- Single +5V Power Supply with 10% Voltage Margins
- 3 MHz, 5 MHz and 6 MHz Selections Available
- 20% Lower Power Consumption than 8085A for 3 MHz and 5 MHz
- 1.3 μs Instruction Cycle (8085AH); 0.8 μs (8085AH-2); 0.67 μs (8085AH-1)
- 100% Software Compatible with 8080A
- On-Chip Clock Generator (with External Crystal, LC or RC Network)

- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One Is Non-Maskable) Plus an 8080A-Compatible Interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64K Bytes of Memory
- Available in 40-Lead Cerdip and Plastic Packages

(See Packaging Spec., Order #231369)

The Intel 8085AH is a complete 8-bit parallel Central Processing Unit (CPU) implemented in N-channel, depletion load, silicon gate technology (HMOS). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's [8085AH (CPU), 8156H (RAM/IO) and 8755A (EPROM/IO)] while maintaining total system expandability. The 8085AH-2 and 8085AH-1 are faster versions of the 8085AH.

The 8085AH incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a higher level of system integration.

The 8085AH uses a multiplexed data bus. The address is split between the 8-bit address bus and the 8-bit data bus. The on-chip address latches of 8155H/8156H/8755A memory products allow a direct interface with the 8085AH.




Figure 1. 8085AH CPU Functional Block Diagram



Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>8</sub> -A <sub>15</sub>	0	ADDRESS BUS: The most significant 8 bits of memory address or the 8 bits of the 1/O address, 3-stated during Hold and Halt modes and during RESET.
AD <sub>0-7</sub>	1/0	MULTIPLEXED ADDRESS/DATA BUS: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle, it then becomes the data bus during the second and third clock cycles.
ALE	Ö	ADDRESS LATCH ENABLE: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.
$S_0$ , $S_1$ and $IO/\overline{M}$	0	MACHINE CYCLE STATUS:
		IO/M S <sub>1</sub> S <sub>0</sub> Status  0 0 1 Memory write  0 1 0 Memory read  1 0 1 I/O write  1 1 0 I/O read  0 1 1 Opcode fetch  1 1 1 Interrupt Acknowledge  * 0 0 Halt  * X X Hold  * X X Reset  * 3-state (high impedance)  X = unspecified  S <sub>1</sub> can be used as an advanced R/W status. IO/M, S <sub>0</sub> and S <sub>1</sub> become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling
55	-	edge of ALE may be used to latch the state of these lines.
RD	°	READ CONTROL: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.
WR	0	WROTE CONTROL: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR. 3-stated during Hold and Halt modes and during RESET.
READY	i	READY: If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the CPU will wait an integral number of clock cycles for READY to go high before completing the read or write cycle. READY must conform to specified setup and hold times.
HOLD	1	HOLD: Indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data RD, WR, and IO/M lines are 3-stated.
HLDA	0	HOLD ACKNOWLEDGE: Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. HILDA goes low after the Hold request is removed. The CPU takes the bus one half clock cycle after HLDA goes low.
INTR	ļ	INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.



Table 1. Pin Description (Continued)

Symbol	Туре	Name and Function
INTA	0	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) RD during the Instruction cycle after an INTR is accepted. It can be used to activate an 8259A Interrupt chip or some other interrupt port.
RST 5.5 RST 6.5	i	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.
RST 7.5		The priority of these interrupt is ordered as shown in Table 2. These interrupts have a higher priority than INTH. In addition, they may be individually masked out using the SIM instruction.
TRAP	I	TRAP: Trap interrupt is a non-maskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table 2.)
RESETIN		RESET IN: Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay (see Figure 3). Upon power-up, RESET IN must remain low for at least 10 ms after minimum V <sub>CC</sub> has been reached. For proper reset operation after the power-up duration, RESET IN should be kept low a minimum of three clock periods. The CPU is held in the reset condition as long as RESET IN is applied.
RESET OUT	0	RESET OUT: Reset Out indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X <sub>1</sub> , X <sub>2</sub>	-	$X_1$ and $X_2$ : Are connected to a crystal, LC, or RC network to drive the internal clock generator. $X_1$ can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK	0	<b>CLOCK:</b> Clock output for use as a system clock. The period of CLK is twice the $X_1$ , $X_2$ input period.
SID	1	SERIAL INPUT DATA LINE: The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD	0	SERIAL OUTPUT DATA LINE: The output SOD is set or reset as specified by the SIM instruction.
V <sub>CC</sub>		POWER: +5 voit supply.
V <sub>SS</sub>		GROUND: Reference.

Table 2. Interrupt Priority, Restart Address and Sensitivity

Name	Priority	Address Branched to <sup>(1)</sup> When interrupt Occurs	Type Trigger
THAP	1	24H	Rising Edge AND High Level until Sampled
RST 7.5	2	3CH	Rising Edge (Latched)
RST 6.5	3	34H	High Level until Sampled
RST 5.5	4	2CH	High Level until Sampled
INTR	5	(Note 2)	High Level until Sampled

#### NOTES:

- The processor pushes the PC on the stack before branching to the indicated address.
   The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.






Figure 3. Power-On Reset Circuit

#### **FUNCTIONAL DESCRIPTION**

The 8085AH is a complete 8-bit parallel central processor. It is designed with N-channel, depletion load, silicon gate technology (HMOS), and requires a single +5V supply. Its basic clock speed is 3 MHz (8085AH), 5 MHz (8085AH-2), or 6 MHz (8085-AH-1), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085AH), a RAM/IO (8156H), and an EPROM/IO chip (8755A).

The 8085AH has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085AH register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 Bits
PC	Program Counter	16-Bit Address
BC, DE, HL	General-Purpose	8-Bits x 6 or
	Registers; data pointer (HL)	16 Bits x 3
SP	Stack Pointer	16-Bit Address
Flags or F	Flag Register	5 Flags (8-Bit Space)

The 8085AH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085AH provides  $\overline{RD}$ ,  $\overline{WR}$ ,  $S_0$ ,  $S_1$ , and  $10/\overline{M}$  signals for bus control. An Interrupt Acknowledge signal ( $\overline{INTA}$ ) is also provided. HOLD and all Interrupts are synchronized with the processor's internal clock. The 8085AH also provides Serial Input Data

(SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, INTR.

#### INTERRUPT AND SERIAL I/O

The 8085AH has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RE-START inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupt cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 2.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5 of the 8080/8085 User's Manual.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the



highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 4 illustrates the TRAP interrupt request circuitry within the 8085AH. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.




Figure 4. TRAP and RESET in Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5-7.5 will provide current Interrupt Enable status, revealing that interrupts are disabled. See the description of the RIM instruction in the 8080/8085 Family User's Manual.

The serial I/O system is also controlled by the RIM and SIM instruction. SID is read by RIM, and SIM sets the SOD data.

### DRIVING THE X1 AND X2 INPUTS

You may drive the clock inputs of the 8085AH, 8085AH-2, or 8085AH-1 with a crystal, an LC tuned circuit, an RC network, or an external clock source. The crystal frequency must be at least 1 MHz, and must be twice the desired internal clock frequency;

hence, the 8085AH is operated with a 6 MHz crystal (for 3 MHz clock), the 8085AH-2 operated with a 10 MHz crystal (for 5 MHz clock), and the 8085AH-1 can be operated with a 12 MHz crystal (for 6 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired

C<sub>L</sub> (load capacitance) ≤ 30 pF C<sub>S</sub> (Shunt capacitance) ≤ 7 pF

R<sub>S</sub> (equivalent shunt resistance) ≤ 75Ω

Drive level: 10 mW

Frequency tolerance: ±0.005% (suggested)

Note the use of the 20 pF capacitor between  $\rm X_2$  and ground. This capacitor is required with crystal frequencies below 4 MHz to assure oscillator startup at the correct frequency. A parallel-resonant LC citcuit may be used as the frequency-determining network for the 8085AH, providing that its frequency tolerance of approximately  $\pm$  10% is acceptable. The components are chosen from the formula:

$$1 = \frac{1}{2\pi\sqrt{L(C_{ext} + C_{int})}}$$

To minimize variations in frequency, it is recommended that you choose a value for C<sub>ext</sub> that is at least twice that of C<sub>int</sub>, or 30 pF. The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.

An RC circuit may be used as the frequency-determining network for the 8085AH if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 5 shows the recommended clock driver circuits. Note in d and e that pullup resistors are required to assure that the high level voltage of the input is at least 4V and maximum low level voltage of 0.8V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to  $X_1$  and leave  $X_2$  open-circuited (Figure 5d). If the driving frequency is from 6 MHz to 12 MHz, stability of the clock generator will be improved by driving both  $X_1$  and  $X_2$  with a push-pull source (Figure 5e). To prevent self-oscillation of the 8085AH, be sure that  $X_2$  is not coupled back to  $X_1$  through the driving circuit.






Figure 5. Cłock Driver Circuits

#### GENERATING AN 8085AH WAIT STATE

If your system requirements are such that slow memories or peripheral devices are being used, the circuit shown in Figure 6 may be used to insert one WAIT state in each 8085AH machine cycle.

The D flip-flops should be chosen so that

- CLK is rising edge-triggered
- · CLEAR is low-level active.




Figure 6. Generation of a Wait State for 8085AH CPU

As in the 8080, the READY line is used to extend the read and write pulse lengths so that the 8085AH can be used with slow memory. HOLD causes the CPU to relinquish the bus when it is through with it by floating the Address and Data Buses.

#### SYSTEM INTERFACE

The 8085AH family includes memory components, which are directly compatible to the 8085AH CPU. For example, a system consisting of the three chips, 8085AH, 8156H and 8755A will have the following features:

- 2K Bytes EPROM
- 256 Bytes RAM
- 1 Timer/Counter
- 4 8-bit I/O Ports
- 1 6-bit I/O Port
- 4 Interrupt Levels
- · Serial In/Serial Out Ports



This minimum system, using the standard t/O technique is as shown in Figure 7.

In addition to the standard I/O, the memory mapped I/O offers an efficient I/O addressing technique. With this technique, an area of memory address space is assigned for I/O address, thereby, using the memory address for I/O manipulation. Figure 8

shows the system configuration of Memory Mapped I/O using 8085AH,

The 8085AH CPU can also interface with the standard memory that does *not* have the multiplexed address/data bus. It will require a simple 8-bit latch as shown in Figure 9.




Figure 7. 8085AH Minimum System (Standard I/O Technique)






Figure 8, 8085 Minimum System (Memory Mapped I/O)






Figure 9. 8085 System (Using Standard Memorles)



#### **BASIC SYSTEM TIMING**

The 8085AH has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 10 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (IO/ $\overline{M}$ , S<sub>1</sub>, S<sub>0</sub>) and

the three control signals (RD, WR, and INTA). (See Table 3.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the T<sub>1</sub> state, at the outset of each machine cycle. Control lines RD and WR become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 4.

Table 3, 8085AH Machine Cycle Chart

Machir	St	atus		Control				
111001111	ic Oyolc	'	10/M	S1	SO	RD	WA	INTA
OPCODE FETCH	(OF)		٥	1	1	0	1	1
MEMORY READ	(MR)		0	1	0	0	1	1
MEMORY WRITE	(MW)		0	0	1	1	0	1
I/O READ	(IOR)		1	1	¢	٥	1	1
I/O WRITE	(IOW)		1	٥	1	1	٥	1
ACKNOWLEDGE OF INTR	(INA)		1	1	1	1	1	0
BUS IDLE	(BI):	DAD ACK.OF	0	1	0	1	1	1
		RST,TRAP HALT	1 TS	1 0	1 0	1 TS	1 TS	1

Table 4. 8085AH Machine State Chart

Machine		Stat	us & Buses	3	Control				
State	S1,S0	IO/M	A <sub>8</sub> -A <sub>15</sub>	AD <sub>0</sub> -AD <sub>7</sub>	RD, WR	INTA	ALE		
Ţ <sub>1</sub>	х	Х	х	Х	1	1	1*		
T <sub>2</sub>	х	Х	х	Х	Х	Х	0		
T <sub>WAIT</sub>	х	Х	х	Х	Х	х	0		
T <sub>3</sub>	х	Х	X	Х	х	Х	0		
T <sub>4</sub>	1	0†	X	TS	1	1	0		
T <sub>5</sub>	1	0†	X	TS	1	1	0		
T <sub>5</sub>	1	0†	×	TS	1	1	0		
T <sub>RESET</sub>	X	TS	TŞ	TS	TS	1	0		
THALT	0	TS	TS	TS	TS	1	0		
THOLD	, x	TS	TS	TS	TS	1	0		

<sup>0 =</sup> Logic "0"

TS = High Impedance

<sup>1 =</sup> Logic "1" X = Unspecified

<sup>\*</sup>ALE not generated during 2nd and 3rd machine cycles of DAD instruction.

 $<sup>110/\</sup>overline{M} = 1$  during  $T_4 - T_6$  of INA machine cycle.






Figure 10. 8085AH Basic System Timing



#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature under Bias0°C to 70°C
Storage Temperature65°C to + 150°C
Voltage on Any Pin
with Respect to Ground0.5V to +7V
Power Dissipation

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only, Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### D.C. CHARACTERISTICS

8085AH, 8085AH-2:  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ; unless otherwise specified\* 8085AH-1:  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ ; unless otherwise specified\*

		TT, THOSE GIVE THE SPECIAL COMPA					
Symbol	Parameter	Min	Max	Unite	Test Conditions		
$V_{JL}$	Input Low Voltage	-0.5	+0.8	V			
$V_{IH}$	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V			
V <sub>OL</sub>	Output Low Voltage	]	0.45	V	I <sub>OL</sub> = 2 mA		
V <sub>OH</sub>	Output High Voltage	2.4		V	امبر 1 <sub>OH</sub> = -400 بـA		
loc	Power Supply Current		135	mA	8085AH, 8085AH-2		
			200	mA	8085AH-1		
ΗL	Input Leakage		± 10	μA	0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		
lo	Output Leakage		±10	μА	9.45V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		
$V_{ILR}$	Input Low Level, RESET	-0.5	+ 0.8	V			
VIHR	Input High Level, RESET	2.4	V <sub>CC</sub> + 0.5	٧	-		
V <sub>HY</sub>	Hysteresis, RESET	0.15		V			

#### A.C. CHARACTERISTICS

8085AH, 8085AH-2:  $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V ±10%,  $V_{SS}$  = 0V\*

8085AH-1:  $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V ±5%,  $V_{SS}$  = 0V

Symbol	Parameter	8085AH (2)		8085AH-2 (2)		8085AH-1 (2)		Units
	- max materials and	Min	Max	Min	Max	Min	Max	Uilita
‡cyc	CLK Cycle Period	320	2000	200	2000	167	2000	ns
t <sub>1</sub>	CLK Low Time (Standard CLK Loading)	80		40		20	<u> </u>	лs
t <sub>2</sub>	CLK High Time (Standard CLK Loading)	120		70		50	1	ns
t,, tf	CLK Rise and Fall Time		30		30		30	лs
t <sub>XKR</sub>	X <sub>1</sub> Rising to CLK Rising		120	20	100	20	100	กร
tXKF	X <sub>1</sub> Rising to CLK Falling	20	150	20	110	20	110	ns
t <sub>AC</sub>	A <sub>8-15</sub> Valid to Leading Edge of Control (1)	270		115		70		กร
tACL	A <sub>0-7</sub> Valid to Leading Edge of Control	240		115	_	60	<u> </u>	ns
t <sub>AD</sub>	A <sub>0-15</sub> Valid to Valid Data In		575		350		225	ns
tAFR	Address Float after Leading Edge of READ (INTA)	·	0		0		0	ns
t <sub>AL</sub>	A <sub>8-15</sub> Valid before Trailing Edge of ALE (1)	115		50		25	Ì	ns

#### 'NOTE

For Extended Temperature EXPRESS use M8085AH Electricals Parameters.



#### A.C. CHARACTERISTICS (Continued)


Symbol	Parameter	8085AH (2)		8085A	H-2 (2)	8085A	Unita	
Oy <b>D</b> G.	F of difficulty	Min	Max	Min	Max	Min	Max	Onka
t <sub>ALL</sub>	A <sub>0-7</sub> Valid before Trailing Edge of ALE	90		50	ĺ	25	j	ns
tARY	READY Valid from Address Valid		220		100		40	ns
<sup>‡</sup> CA	Address (A <sub>8-15</sub> ) Valid after Control	120		60		30		ns
toc	Width of Control Low (RD, WR, INTA) Edge of ALE	400		230		150		ns
t <sub>CL</sub>	Trailing Edge of Control to Leading Edge of ALE	50		25		0		ns
tow	Data Valid to Trialing Edge of WRITE	420		230		140		ns
THABE	HLDA to Bus Enable	-	210		150	Ì	150	ns
t <sub>HABF</sub>	Bus Float after HLDA	-	210		150	· · · ·	150	ns
thack .	HLDA Valid to Trailing Edge of CLK	110	ĺ	40		0		лş
t <sub>HOH</sub>	HOLD Hold Time	0	<b> </b>	٥		0		лş
tHDS	HOLD Setup Time to Trailing Edge of CLK	170	<u> </u>	120		120		ns
t <sub>INH</sub>	INTR Hold Time	0	1	0		0		ns
<sup>t</sup> ins	INTR, RST, and TRAP Setup Time to Falling Edge of CLK	160		150	-	150		ns
tLA	Address Hold Time after ALE	100	ļ	50		20		лş
tLC	Trailing Edge of ALE to Leading Edge of Control	130		60		25		лѕ
t <sub>LCK</sub>	ALE Low During CLK High	100	1	50		15		ns
tLDR	ALE to Valid Data during Read		460		270		175	กร
tLDW	ALE to Valid Data during Write		200		140	Ì	110	กร
tLL	ALE Width	140	ĺ	80		50		กร
tLRY	ALE to READY Stable		110		30		10	กร
trae	Trailing Edge of READ to Re-Enabling of Address	150		90		50		ns
t <sub>RD</sub>	READ (or INTA) to Valid Data		300	<u> </u>	150		75	ns
t <sub>RV</sub>	Control Trailing Edge to Leading Edge of Next Control	400		220		160		ns
taon	Data Hold Time after READ INTA	0	<u> </u>	0		0		ns
tayh	READY Hold Time	0		0		5	"	ns
t <sub>RYS</sub>	READY Setup Time to Leading Edge of CLK	110		100		100		ns
ŧwo	Data Valid after Trailing Edge of WRITE	100	-	60		30		ns
<sup>t</sup> WDL	LEADING Edge of WRITE to Data Valid		40	ļ <u> </u>	20		30	ns

<sup>1.</sup> A<sub>8</sub>-A<sub>15</sub> address Specs apply IO/M̄, S<sub>0</sub>, and S<sub>1</sub> except A<sub>8</sub>-A<sub>15</sub> are undefined during T<sub>4</sub>-T<sub>6</sub> of OF cycle whereas IO/M̄, S<sub>0</sub>, and S<sub>1</sub> are stable.
2. Test Conditions: t<sub>CYC</sub> = 320 ns (8085AH)/200 ns (8085AH-2);/167 ns (8085AH-1); C<sub>L</sub> = 150 pF.
3. For all output timing where C ≠ 150 pF use the following correction factors: 25 pF ≤ C<sub>L</sub> < 150 pF: -0.10 ns/pF</li>
150 pF < C<sub>L</sub> ≤ 300 pF: +0.30 ns/pF
4. Output timing and the stable and the stable

<sup>4.</sup> Output timings are measured with purely capacitive load.
5. To calculate timing specifications at other values of t<sub>CYC</sub> use Table 5.



#### A.C. TESTING INPUT, OUTPUT WAVEFORM



# DEVICE UNDER TEST CL - 150 pF CL Includes Jig Capacitance

Table 5, Bus Timing Specification as a T<sub>CYC</sub> Dependent

Symbol	8085AH	8085AH-2	8085AH-1	
t <sub>AL</sub>	(1/2)T - 45	(1/2)T - 50	(1/2)T - 58	Minimum
t <sub>LA</sub>	(1/2)T - 60	(1/2)T - 50	(1/2)T - 63	Minimum
ţ <sub>LL</sub>	(1/2)T - 20	(1/2)T - 20	(1/2)T - 33	Minimum
<sup>‡</sup> LCK	(1/2)T - 60	(1/2)T - 50	(1/2)T - 68	Minimum
<sup>‡</sup> LC	(1/2)T - 30	(1/2)T - 40	(1/2)T - 58	Minimum
t <sub>AD</sub>	(5/2 + N)T - 225	(5/2 + N)T - 150	(5/2 + N)T - 192	Maximum
t <sub>RD</sub>	(3/2 + N)T - 180	(3/2 + N)T - 150	(3/2 + N)T - 175	Maximum
t <sub>RAE</sub>	(1/2)T - 10	(1/2)T — 10	(1/2)T - 33	Minimum
t <sub>CA</sub>	(1/2)T - 40	(1/2)T - 40	(1/2)T - 53	Minimum
tow	(3/2 + N)T - 60	(3/2 + N)T - 70	(3/2 + N)T - 110	Minimum
t <sub>WD</sub>	(1/2)T - 60	(1/2)T - 40	(1/2)T - 53	Minimum
‡cc	(3/2 + N)T - 80	(3/2 + N)T - 70	(3/2 + N)T - 100	Minimum
t <sub>CL</sub>	(1/2)T - 110	(1/2)T - 75	(1/2)T - 83	Minimum
tARY	(3/2)T - 260	(3/2)T - 200	(3/2)T - 210	Maximum
thack	(1/2)T - 50	(1/2)T — 60	(1/2)T - 83	Minimum
t <sub>HABF</sub>	(1/2)T + 50	(1/2)T + 50	(1/2)T + 67	Maximum
tHABE	(1/2)T + 50	(1/2)T + 50	(1/2)T + 67	Maximum
<sup>t</sup> AC	(2/2)T - 50	(2/2)T - 85	(2/2)T - 97	Minimum
t <sub>1</sub>	(1/2)T - 80	(1/2)T - 60	(1/2)T - 63	Minimum
t <sub>2</sub>	(1/2)T - 40	(1/2)T - 30	(1/2)T - 33	Minimum
tav	(3/2)T - 80	(3/2)T - 80	(3/2)T - 90	Minimum
tion	(4/2 + N)T - 180	(4/2)T - 130	(4/2)T - 159	Maximum


#### NOTE:

N is equal to the total WAIT states.  $T = t_{CYC}$ .




# **WAVEFORMS**


#### CLOCK



#### READ




#### WRITE






# WAVEFORMS (Continued)






# READ OPERATION WITH WAIT CYCLE (TYPICAL)—SAME READY TIMING APPLIES TO WRITE





# WAVEFORMS (Continued)

#### INTERRUPT AND HOLD





**Table 6. Instruction Set Summary** 

Mnemonic	Dγ			uct D4				Do	Operations Description
MOVE, LOAD AND STORE									
MOVr1 r2	0	1	D	D	D	s	s	s	Move register to register
MOV M.r	0	1	1	1	0	s	s	s	Move register to memory
MOV r.M	0	1	D	D	D	1	1	0	Move memory to register
MVIr	0	0	D	D	D	1	1	0	Move immediate register
MVIM	٥	0	1	1	0	1	1	0	Move immediate memory
LXI B	0	0	0	C	0	0	0	1	Load immediate register Pair B & C
LXì D	0	0	0	1	0	0	0	1	Load immediate register Pair D & E
LXIĦ	0	0	1	0	0	0	0	1	Load immediate register Pair H & L
STAXB	0	0	0	0	0	0	1	٥	Store A indirect
STAX D	0	0	0	1	0	0	1	0	Store A indirect
LDAX B	0	0	1	0	1	0	1	0	Load A indirect
LDAX D	0	0	0	1	1	0	1	0	Load A indirect
STA	0	0	1	1	0	0	1	0	Store A direct
LDA	0	0	1	1	t	0	1	0	Load A direct
SHLD	0	0	1	0	0	0	1	0	Store H & L direct
LHLD	0	0	1	0	1	0	1	0	Load H & L direct
XCHG	1	1	1	0	1	0	1	1	Exchange D & E, H & L Registers
STACK OP	s_								
PUSH B	1	1	Đ	0	0	1	0	1	Push register Pair B & C on stack
PUSH D	1	1	0	1	0	1	0	1	Push register Pair D & E on stack
PUSHH	1	1	1	0	0	1	0	1	Push register Pair H & L on stack
PUSH PSW	1	1	1	1	0	1	0	1	Push A and Flags on stack
POP B	1	1	0	0	0	Đ	0	1	Pop register Pair B & C off stack
POPD	1	1	0	1	0	0	0	1	Pop register Pair D & E off stack
POP H	1	1	ţ	0	0	0	0	1	Pop register Pair H & L off stack

Maemonia	J	Ir	ıstr	uct	юn	Co	de		Operations
Mnemonic	D7	De	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	Đţ	D <sub>0</sub>	Description
STACK OF	25 (	Cor	tinu	req)					<b>,</b>
POP PSW	1	1	1	1	0	0	0	1	Pop A and Flags off stack
XTHL	1	1	1	0	0	0	1	1	Exchange top of stack, H & L
SPHL	1	1	i	1	1	0	0	1	H & L to stack pointer
LXI SP	0	0	1	1	0	0	0	1	Load immediate stack pointer
INX SP	0	0	1	1	0	0	1	1	increment stack pointer
DCX SP	٥	0	1	1	1	0	1	1	Decrement stack pointer
JUMP									
JMP	1	1	0	0	٥	٥	1	1	Jump unconditions
JC	1	1	0	1	1	0	1	0	Jump on carry
JNC	1	1	0	1	0	0	1	0	Jump on no earry
JZ	1	1	0	0	1	0	1	0	Jump on zero
JNZ	1	1	0	0	¢	0	ŧ	٥	Jump on no zero
JP	1	1	1	1	0	0	1	0	Jump on positive
JM	1	1	1	1	1	0	1	0	Jump on minus
JPE	1	1	1	0	1	0	1	0	Jump on parity eve
JPO	1	1	į	0	0	0	1	0	Jump on parity odd
PCHL	1	1	1	0	1	0	0	1	H&L to program counter
CALL	_								
CALL	1	1	0	0	1	1	0	1	Call unconditional
CC	1	1	0	1	1	1	0	0	Call on carry
CNC	1	1	0	1	0	1	0	0	Call on no carry
cz	1	1	0	0	1	1	0		Call on zero
CNZ	1	1	0	0	Đ	1	0	0	Call on no zero
CP	1	1	1	1	0	1	0	0	Call on positive
CM	1	1	1	1	1	1	0	0	Call on minus
CPE	1	1	1	0	1	1	٥	О	Call on parity even
CPO	1	1	1	0	0	1	0	0	Call on parity odd
RETURN						_			
RET	í	1	0	0	1	o	0	1	Return
RC	1	1	0	1	1	0	0	0	Return on carry
RNC	1	1	0	1	0	0	0	┪	Return on no carry
RZ	1	1	0	0	1	0	0	1	Return on zero



Table 6. Instruction Set Summary (Continued)

Mnemonic	קם	In D <sub>6</sub>	str D <sub>5</sub>	ucti D <sub>4</sub>	on D <sub>3</sub>	Co D <sub>2</sub>	de D <sub>1</sub>	Do	Operations Description		
RETURN (	Con	tinu	ed)								
RNZ	1	1	0	0	٥	0	0	0	Return on no zero		
RP	1	1	1	1	0	0	0	0	Return on positive		
RM	1	1	1	1	1	0	0	0	Return on minus		
RPE	1	1	1	C	1	0	0	0	Return on parity even		
RPO	1	1	1	0	0	0	0	0	Return on parity odd		
RESTART											
RST	1	1	Α	Α	Α	1	1	1	Restart		
INPUT/OUTPUT											
iN	1	1	0	1	1	0	1	1	Input		
OUT	1	1	0	1	0	0	1	1	Output		
INCREMENT AND DECREMENT											
INR r	0	0	Đ	D	D	1	0	0	Increment register		
DCR r	0	0	D	Đ	D	1	0	1	Decrement register		
INR M	0	0	1	1	0	1	0	0	Increment memory		
DCR M	٥	0	1	1	0	1	0	1	Decrement memory		
INX B	٥	0	0	0	0	a	1	1	Increment B & C registers		
INX D	0	0	0	1	0	0	1	1	increment D & E registers		
INXH	٥	0	1	0	0	0	1	1	Increment H & L registers		
DCX B	0	0	0	0	1	0	1	1	Decrement 8 & C		
DCX D	0	0	0	1	1	0	1	1	Decrement D & E		
DCX H	0	0	1	0	1	0	1	1	Decrement H & L		
ADD											
ADD1	1	0	0	0	0	S	s	s	Add register to A		
ADCr	1	0	0	0	1	s	s	s	Add register to A with carry		
ADD M	1	٥	С	0	0	1	1	0	Add memory to A		
ADC M	1	0	0	0	1	1	1	0	Add memory to A with carry		
ADI	1	1	0	0	0	1	1	0	Add immediate to A		
ACI	1	1	0	0	1	1	1	0	Add immediate to A with carry		
DADB	0	0	0	0	1	0	0	1	Add B & C to H & L		

Mnemonic	D <sub>7</sub>				on D <sub>3</sub>			Do	Operations Description
ADD (Cont									
DAD D	0	0	0	1	1	0	0	1	Add D & E to H & L
DADH	0	ð	1	0	1	0	0	1	Add H & L to H & L
DAD SP	0	0	1	1	1	0	0	1	Add stack pointer to H & L
SUBTRAC	T								
SUBr	1	0	0	1	С	s	s	s	Subtract register from A
S88 r	1	0	0	1	1	s	s	s	Subtract register from A with borrow
SUB M	1	0	0	1	0	1	1	0	Subtract memory from A
SBB M	1	0	٥	1	1	1	1	0	Subtract memory from A with borrow
SUI	1	1	0	1	0	1	1	٥	Subtract immediate from A
SBI	1	1	0	1	1	1	1	0	Subtract immediate from A with borrow
LOGICAL									
ANA r	1	0	1	٥	0	s	S	s	And register with A
XRAr	1	0	1	0	1	S	s	s	Exclusive OR register with A
ORAr	1	D	1	1	0	s	s	s	OR register with A
CMP r	1	0	1	1	1	s	s	S	Compare register with A
ANA M	1	0	1	0	0	1	1	0	And memory with A
XRA M	1	0	1	٥	1	1	1	0	Exclusive OR memory with A
ORAM	1	0	1	1	0	1	1	0	OR memory with A
CMPM	1	0	1	1	1	1	1	0	Compare memory with A
ANI	1	1	1	0	0	1	1	0	And immediate with A
XRI	1	1	1	0	1	1	1	0	Exclusive OR immediate with A
ORI	1	1	1	1	0	1	1	0	OR immediate with A
CPI	1	1	1	1	1	1	1	0	Compare immediate with A



Table 6. Instruction Set Summary (Continued)

Mnemonic	D <sub>7</sub>		etr D5					Do	Operations Description
ROTATE							_		
RLC	0	0	¢	0	0	1	1	1	Rotate A left
RRC	0	0	0	0	1	_1	1	†	Rotate A right
RAL	٥	0	0	1	0	1	1	1	Rotate A left through carry
RAR	0	0	0	1	1	1	1	1	Rotate A right through carry
SPECIALS									·
CMA	0	0	1	0	1	1	1	1	Complement A
STC	O	0	1	1	0	1	1	1	Set carry
CMC	0	0	1	1	1	1	1	1	Complement carr
DAA	0	0	1	0	0	1	1	1	Decimal adjust A

Mnemonic	D <sub>7</sub>				-	Coc D <sub>2</sub>	je D <sub>1</sub>	D <sub>0</sub>	Operations Description
CONTROL									· · · · · · · · · · · · · · · · · · ·
El	1	1	1	1	_1	0	1	1	Enable interrupts
DI	1	1	1	1	0	0	1	1	Disable Interrupt
NOP	٥	0	0	0	0	0	0	0	No-operation
HLT	0	í	1	1	٥	1	1	Q	Helt
NEW 8085/	NH I	NS	TRI	JCT	101	IS			
RIM	0	0	1	0	0	0	0	0	Read Interrupt Mask
SIM	0	0	1	វ	0	0	C	0	Set Interrupt Mas

#### NOTES:

<sup>1.</sup> DDS or SSS: B 000, C 001, D 010, E011, H 100, L101, Memory 110, A 111.
2. Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.
\*All mnemonics copyrighted © Intel Corporation 1976.