

Features

- 0.8 micron CMOS for optimum speed/power
- Automatic power-down
- TTL-compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- MASTER CY7C132/CY7C136 easily expands data bus width to 16 or more bits using SLAVE CY7C142/CY7C146
- BUSY output flag on CY7C132/ CY7C136; BUSY input on CY7C142/CY7C142
- INT flag for port-to-port communi-cation (LCC/PLCC versions)

Functional Description

The CY7C132/CY7C136/CY7C142/ CY7C146 are high-speed CMOS 2K by 8 dual-port static RAMS. Two ports are provided permitting independent access to any location in memory. The CY7C132/ CY7C136 can be utilized as either a standalone 8-bit dual-port static RAM or as a MASTER dual-port RAM in conjunction with the CY7C142/CY7C146 SLAVE dualport device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bitslice, or multiprocessor designs.

Each port has independent control pins; Chip Enable (CE), Write Enable (WE), and


Static RAM

Output Enable (OE). BUSY flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52-pin LCC or PLCC versions. BUSY signals that the port is trying to access the same location currently be accessed by the other port. On the LCC/PLCC versions, INT is an interrupt flag indicating that data has been placed in a unique location by the other port.

An automatic power-down feature is controlled independently on each port by the Chip Enable (CE) pin.

The CY7C132/CY7C142 are available in both 48-pin DIP and 48-pin LCC. The CY7C136/CY7C146 are available in both 52-pin LCC and 52-pin PLCC.

A die coat is used to insure alpha immunity.



C132-4


2

CYPRESS SEMICONDUCTOR

CY7C132/CY7C136 CY7C142/CY7C146



Pin Configurations (continued)



Selection Guide

	<u> </u>	7C132-25 7C136-25 7C142-25 7C142-25 7C146-25	7C132-35 7C136-35 7C142-35 7C146-35	7C132-45 7C136-45 7C142-45 7C146-45	7C132-55 7C136-55 7C142-55 7C146-55
Maximum Access Time (ns)	25	35	45	55
Maximum Operating	Commerical	170	120	90	90
Current (mA)	Military		170	120	120
Maximum Standby	Commerical	65	45	35	35
Current (mA)	Military		65	45	45

Shaded area contains preliminary information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature 65°C to + 150°C Ambient Temperature with
Power Applied 55°C to + 125°C
Supply Voltage to Ground Potential (Pin 48 to Pin 24) 0.5V to + 7.0V
DC Voltage Applied to Outputs
in High Z State
DC Input Voltage 3.5V to + 7.0V
Output Current into Outputs (Low) 20 mA

Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to + 70°C	5V ± 10%
Military ^[3]	- 55°C to + 125°C	5V ± 10%

CYPRESS SEMICONDUCTOR

24E D

| 2589662 0003435 5

CY7C132/CY7C136 CY7C142/CY7C146

T-46-23-12



Electrical Characteristics Over the Operating Range^[4]

Mectrical C	Inaracteristics Over the	Operating Kangers								
				7C1. 7C1	32-25 36-25 42-25 46-25	7C13 7C13 7C14 7C14	6-35 2-35	7C142	45, 55 45, 55 45, 55 45, 55 45, 55	
Parameters	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 m$	A	2.4		2,4		2.4		V
VoL	Output LOW Voltage	$I_{OL} = 4.0 \text{ mA}$			0.4		0.4		0.4	V
00		$I_{OL} = 16.0 \text{ mA}^{[5]}$			0.5		0.5		0.5	
VIH	Input HIGH Voltage	· · · · · · · · · · · · · · · · · · ·		2.2		2.2		2.2		V
VIL	Input LOW Voltage				0.8		0.8		0.8	v
IIX	Input Load Current	$GND \leq V_{I} \leq V_{CC}$		- 5	+5	- 5	+5	- 5	+5	μA
I _{oz}	Output Leakage Current	$GND \leq V_0 \leq V_{CC}$, Output Disabled		- 5	+5	- 5	+5	- 5	+5	μА
I _{OS}	Output Short Circuit Current ^[6]	$V_{cc} = Max.,$ $V_{out} = GND$			-350		-350		-350	mA
Icc	V _{cc} Operating	$\overline{CE} = V_{1L}$	Com'l		170		120	•	90	mA
	Supply Current	Outputs Open, $f = f_{MAX}$	Mil				170		120	mA
I _{SB1}	Standby Current	\overline{CE}_{L} and $\overline{CE}_{R} \geq V_{IH}$,	Com'l		65		45		35	mA
	Both Ports, TTL Inputs	$f = f_{MAX}$	Mil				65		45	mA
I _{SB2}	Standby Current	\overline{CE}_{L} and $\overline{CE}_{R} \ge V_{H}$	Com'l		115		90		75	mA
422	One Port, TTL Inputs	Active Port Outputs Open, $f = f_{MAX}$	Mil				115		90	mA
I _{SB3}	Standby Current Both Ports,	Both Ports \overline{CE}_L and $\overline{CE}_R \ge V_{CC} - 0.2V$,	Com'l		15		15		15	mA
	CMOS Inputs	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2V \text{ or}$ $V_{\text{IN}} \le 0.2V, \text{ f} = 0$	Mil				15		15	mA
I _{SB4}	Standby Current One Port, CMOS Inputs	$\begin{array}{l} \underbrace{\text{One Port } \overline{\text{CE}}_{L} \text{ or} \\ \overline{\text{CE}}_{R} \geq V_{CC} - 0.2V, \\ V_{LN} \geq V_{CC} - 0.2V \text{ or} \end{array}$	Com'l		105		85		70	mA
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ Active Ports Outputs Open $f = f_{MAX}$	Mil				105		85	mA

Shaded area contains preliminary information.

Capacitance^[7]

Parameters	Description	Test Conditions	Max.	Units
CIN	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 MHz$	10	pF
Cout	Output Capacitance	$V_{CC} = 5.0V$	10	pF

Notes:

3. TA is the "instant on" case temperature


- See the last page of this specification for Group A subgroup testing information.
- 5. BUSY and INT pins only.
- 6. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified Iol/IoH, and 30-pF load capacitance.
- t_{HZDE}, t_{HZCE}, and t_{HZWE} are tested with C_L = 5pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV form steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- 11. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

7

2


CYPRESS SEMICONDUCTOR

26E D




2589662 0003436


T-46-23-12 57




RESS ICONDUCTOR



OUTPUT -





C132-6

Switching Characteristics Over the Operating Range^[4, 8]

167Ω

		7C132-25 7C136-25 7C142-25 7C142-25 7C146-25		7C136-25 7C136-35 7C142-25 7C142-35		7C132-45 7C136-45 7C142-45 7C142-45 7C146-45		7C132-55 7C136-55 7C142-55 7C146-55			
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
READ CYCL	E										
t _{RC}	Read Cycle Time	25		35		45		55		ns	
t _{AA}	Address to Data Valid		25		35		45		55	ns	
t _{OHA}	Data Hold from Address Change	0		0		0		0		ns	
t _{ACE}	CE LOW to Data Valid		30		35		45		25	ns	
t _{DOE}	OE LOW to Data Valid		15		20		25		25	ns	
t _{LZOB}	OE LOW to Low Z	3		3		3		3		s ns	
t _{HZOE}	OE HIGH to High Z ^[9]		15		20		20		25	ns	
t _{LZCE}	CE LOW to Low Z ^[10]	5		5	1	5		5		ns	
tHZCE	CE HIGH to High Z ^[9, 10]		15	•	20		20		25	ns	
tpu	CE LOW to Power-Up	0		0		0		0		ns	
t _{PD}	CE HIGH to Power-Down		25		35		35		35	ns	
WRITE CYC	LE[11]										
twc	Write Cycle Time	25		35	1	45	1	55		ns	
t _{SCB}	CE LOW to Write End	20		30		35		40		ns	
taw	Address Set-Up to Write End	20		30		35		40		ns	
t _{HA}	Address Hold from Write End	2		2		2		2		ns	
tsa	Address Set-Up to Write Start	0		0		0		0		ns	
tpwg	WE Pulse Width	20		25		30		30		ns	
t _{SD}	Data Set-Up to Write End	15		15		20		20		ns	
t _{HD}	Data Hold from Write End	0		0		0		0		ns	
t _{HZWB}	WE LOW to High Z		15		20	1	20	1	25	ns	
tLZWE	WE HIGH to Low Z	0	1	0		0	1	0	1	ns	

Shaded area contains preliminary information.

2-69

CYPRESS SEMICONDUCTOR

26E D

www.tvsat.com.pl 2589662 0003437 9



CY7C132/CY7C136 CY7C142/CY7C146

Switching C	Characteristics Over the Operating Rang	e ^[4, 8] (co	ntinued))			T٠	-46-2	23-12		
· · · · · · · · · · · · · · · · · · ·		7C132-25 7C136-25 7C142-25 7C142-25 7C146-25		7C136-25 7C136-35 7C142-25 7C142-35		7C132-45 7C136-45 7C142-45 7C146-45		7C132-55 7C136-55 7C142-55 7C146-55			
Parameters	Description	Min,	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
BUSY/INTE	RRUPT TIMING						· .				
t _{BLA}	BUSY LOW from Address Match		20	-	20		25	<u> </u>	30	ns	
t _{BHA}	BUSY HIGH from Address Mismatch ^[12]		20		20		25		30	ns	
t _{BLC}	BUSY LOW from CE LOW		20		20		25		30	ns	
t _{BHC}	BUSY HIGH from CE HIGH ^[12]		20		20		25		30	ns	
tes	Port Set Up for Priority	5		5		5		5		ns	
t _{WB} ^[13]	WE LOW after BUSY LOW	0		. 0		0		0		ns	
twn	WE HIGH after BUSY HIGH	20		30		35		35		ns	
tBDD	BUSY HIGH to Valid Data		25		35		45		45	ns	
topp	Write Data Valid to Read Data Valid		Note 14		Note 14		Note 14		Note 14	ns	
twod	Write Pulse to Data Delay		Note 14		Note 14		Note 14		Note 14	ns	
INTERRUP	T TIMING										
twins	WE to INTERRUPT Set Time		25		25		35		45	ns	
t _{EINS}	CE to INTERRUPT Set Time		25		25		35	[45	ns	
t _{INS}	Address to INTERRUPT Set Time		25		25		35		45	ns	
toinr	OE to INTERRUPT Reset Time ^[12]		25		25		35		45	ns	
teinr	CE to INTERRUPT Reset Time ^[12]		25		25		35		45	ns	
t _{INR}	Address to INTERRUPT Reset Time ^[12]		25		25		35		45	ns	

Shaded area contains preliminary information.

Notes:

12. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.


13. CY7C142/CY7C146 only.


- 14. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the follwoing: A. BUSY on Port B goes HIGH. B. Port B's address toggled. C. CE for Port B is toggled. D. WE for Port B is toggled.


Switching Waveforms

Read Cycle No. 1[15, 16]

- 15. WE is HIGH for read cycle.
- 16. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 17. Address valid prior to or coincident with CE transition LOW.
- Data I/O pins enter high-impedance state, as shown when OE is held 18. LOW during write.
- 19. LCC version only.







CYPRESS SEMICONDUCTOR

26E D

CY7C132/CY7C136 CY7C142/CY7C146


T-46-23-12

2589662 0003439 2

CYPRESS SEMICONDUCTOR


Switching Waveforms (Continued)

Write Cycle No, 2^[11, 18]



.

Busy Timing Diagram No. 1 (CE Arbitration)





C132-13

			www.tvsa	t.com.pl
CYPRESS SEMICONDUCTOR	5PE		2589662 0003440 9 CY7C132/CY7C136	
CUPRESS SEMICONDUCTOR			CY7C142/CY7C146	
Switching Waveforms (Continued)			T-46-23-12	
-				
Busy Timing Diagram No. 2 (Address Arbitration)				
Left Address Valid First:	->			
	ADDR	RESS MISMATC	сн	2
ADDRESS _R				
	isha tsha		C132-14	
Right Address Valid First:				
	ADDI	RESS MISMAT	СН	
ADDRESS				
	ч — t _{8ни}	·	 	
	<u> </u>		C132-15	

Busy Timing Diagram No. 3

Write with BUSY (Slave: CY7C142/CY7C146)





5PE D

www.tvsat.com.pl

•

2

2589662 0003442 2 СУ7С132/СУ7С136 СУ7С142/СУ7С146

T-46-23-12

CYCLE FREQUENCY (MHZ)

Typical DC and AC Characteristics

OUTPUT SOURCE CURRENT NORMALIZED ACCESS TIME NORMALIZED SUPPLY CURRENT **vs. OUTPUT VOLTAGE VS. AMBIENT TEMPERATURE** vs. SUPPLY VOLTAGE CURRENT (mA) 120 1.2 1.4 lco -8 100 NORMALIZED Icc. . Sa 1.2 1.0 lco NORMALIZED Icc. 1.0 80 0.8 0.8 OUTPUT SOURCE 60 $V_{\rm CC} = 5.0V$ 0,6 $V_{CO} = 5.0V$ TA = 25°C 0,6 $V_{IN} = 5.0V$ 40 0,4 0.4 20 0.2 lse 0,2 ISB 0.0 L 4.0 0 0.6 3.0 4.0 2,0 Ö 1.0 55 25 125 6.0 5.5 4.5 5.0 OUTPUT VOLTAGE (V) AMBIENT TEMPERATURE (°C) SUPPLY VOLTAGE (V) OUTPUT SINK CURRENT NORMALIZED ACCESS TIME NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE vs. OUTPUT VOLTAGE vs. SUPPLY VOLTAGE 140 1.6 OUTPUT SINK CURRENT (mA) 1,4 120 1.3 1,4 NORMALIZED t_{AA} NORMALIZED t_{AA} 100 1.2 80 1,2 1.1 60 1.0 25°C $V_{CC} = 5.0V$ $T_A =$ 40 1.0 V_{CC} = 5.0V 0.8 20 T_A = 25°C 0,9 0.8∟ 4.0 0 0.6 2.0 3.0 4.0 125 0.0 1.0 25 5.0 6.0 4.5 5.5 OUTPUT VOLTAGE (V) AMBIENT TEMPERATURE (°C) SUPPLY VOLTAGE (V) TYPICAL ACCESS TIME CHANGE TYPICAL POWER-ON CURRENT NORMALIZED ICC vs. CYCLE TIME vs. OUTPUT LOADING vs. SUPPLY VOLTAGE 1.25 30.0 3.0 $V_{CC} = 45.0V$ NORMALIZED (20 1.0 = 25°C 25.0 $T_A = 20$ C $V_{1N} = 0.5V$ 2.6 NORMALIZED tec 2 20.0 2.0) 20.0 W 15.0 DELTA W 15.0 1.5 1.0 $V_{CC} = 45.0V$ 5.0 0.5 25°C TA 0.50 L 10 0 0,0 40 800 1000 20 30 400 600 200 ō 1.0 2.0 3.0 4.0 5.0 0

SUPPLY VOLTAGE (V)



CAPACITANCE (PF)

CYPRESS SEMICONDUCTOR

26E D

CYPRESS SEMICONDUCTOR

CY7C132/CY7C136 CY7C142/CY7C146

Ordering Information

T-4	46-	·23.	-12

IIII 2589662 0003443 4

Speed (ns)	Ordering Code	Package Type	Operating Range	Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C132-25PC	P25	Commerical	25	CY7C142-25PC	P25	Commerical
	CY7C132-25DC	D26			CY7C142-25DC	D26	
	CY7C132-25LC	1.68			CY7C142-25LC	L68	
35	CY7C132-35PC	P25	Commerical	35	CY7C142-35PC	P25	Commerical
	CY7C132-35DC	D26			CY7C142-35DC	D26	1
	CY7C132-35LC	L68			CY7C142-35LC	L68	
	CY7C132-35DMB	D26	Military		CY7C142-35DMB	D26	Military
	CY7C132-35LMB	L68	1		CY7C142-35LMB	L68	
45	CY7C132-45PC	P25	Commerical	45	CY7C142-45PC	P25	Commerical
	CY7C132-45DC	D26			CY7C142-45DC	D26	
	CY7C132-45LC	L68			CY7C142-45LC	L68	· -
	CY7C132-45DMB	D26	Military		CY7C142-45DMB	D26	Military
	CY7C132-45LMB	L68			CY7C142-45LMB	L68	
55	CY7C132-55PC	P25	Commerical	55	CY7C142-55PC	P25	Commerical
	CY7C132-55DC	D26			CY7C142-55DC	D26	
	CY7C132-55LC	L68			CY7C142-55LC	L68	
	CY7C132-55DMB	D26	Military		CY7C142-55DMB	D26	Military
	CY7C132-55LMB	L68			CY7C142-55LMB	L68	
Speed (ns)	Ordering Code	Package Type	Operating Range	Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C136-25LC	L69	Commerical	25	CY7C146-25LC	L69	Commerical
	CY7C136-25JC	J69			CY7C146-25JC	J69	
35	CY7C136-35LC	L69	Commerical	35	CY7C146-35LC	L69	Commerical
	CY7C136-35JC	J69	1		CY7C146-35JC	J69	
	CY7C136-35LMB	L69	Military		CY7C146-35LMB	L69	Military
45	CY7C136-45LC	L69	Commerical	45	CY7C146-45LC	L69	Commerical
	CY7C136-45JC	J69	1		CY7C146-45JC	J69	-
	CY7C136-45LMB	L69	Military		CY7C146-45LMB	L69	Military
55	CY7C136-55LC	L69	Commerical	55	CY7C146-55LC	L69	Commerical
	CY7C136-55JC	J69			CY7C146-55JC	L69	1 .
	CY7C136-55LMB	L.69	Military		CY7C146-55LMB	L69	Military

Shaded area contains preliminary information.

CYPRESS SEMICONDUCTOR

www.tvsat.com.pl 2589662 0003444 6 🖿

CY7C132/CY7C136 CY7C142/CY7C146

MILITARY SPECIFICATIONS Group A Subgroup Testing

ACONDUCTOR

DC Characteristics

Parameters	Subgroups
VoH	1, 2, 3
Vol	1, 2, 3
VIH	1, 2, 3
Vil Max.	1, 2, 3
I _{IX}	1, 2, 3
Ioz	1, 2, 3
I _{OS}	1, 2, 3
Icc	1, 2, 3
I _{SB1}	1, 2, 3
I _{SB2}	1, 2, 3
I _{SB3}	1, 2, 3
I _{SB4}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
toHA	7, 8, 9, 10, 11
t _{ACB}	7, 8, 9, 10, 11
t _{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
twc	7, 8, 9, 10, 11
t _{SCB}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
tpwe	7, 8, 9, 10, 11
t _{sp}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11

Parameters	Subgroups
BUSY/INTERRUPT TIMING	
t _{BLA}	7, 8, 9, 10, 11
t _{BHA}	7, 8, 9, 10, 11
telc	7, 8, 9, 10, 11
t _{BHC}	7, 8, 9, 10, 11
t _{PS}	7, 8, 9, 10, 11
twins	7, 8, 9, 10, 11
t _{EINS}	7, 8, 9, 10, 11
t _{INS}	7, 8, 9, 10, 11
toinr	7, 8, 9, 10, 11
t _{einr}	7, 8, 9, 10, 11
t _{INR}	7, 8, 9, 10, 11
BUSY TIMING	
twB[20]	7, 8, 9, 10, 11
t _{WH} .	7, 8, 9, 10, 11
t _{BDD}	7, 8, 9, 10, 11
t _{DDD}	7, 8, 9, 10, 11
t _{WDD}	7, 8, 9, 10, 11

Note: 20. CY7C142 only.

Document #: 38-00061-C

T-46-23-12

2

2-77