

2048 x 8 Dual-Port
Static RAM

Features

- 0.8 micron CMOS for optimum speed/power
- Automatic power-down
- TTL-compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- MASTER CY7C132/CY7C136 easily expands data bus width to 16 or more bits using SLAVE CY7C142/CY7C146
- BUSY output flag on CY7C132/CY7C136; BUSY input on CY7C142/CY7C146
- INT flag for port-to-port communication (LCC/PLCC versions)

Functional Description

The CY7C132/CY7C136/CY7C142/CY7C146 are high-speed CMOS 2K by 8 dual-port static RAMS. Two ports are provided permitting independent access to any location in memory. The CY7C132/CY7C136 can be utilized as either a stand-alone 8-bit dual-port static RAM or as a MASTER dual-port RAM in conjunction with the CY7C142/CY7C146 SLAVE dual-port device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; Chip Enable (CE), Write Enable (WE), and


Output Enable (OE). BUSY flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52-pin LCC or PLCC versions. BUSY signals that the port is trying to access the same location currently being accessed by the other port. On the LCC/PLCC versions, INT is an interrupt flag indicating that data has been placed in a unique location by the other port.

An automatic power-down feature is controlled independently on each port by the Chip Enable (CE) pin.

The CY7C132/CY7C142 are available in both 48-pin DIP and 48-pin LCC. The CY7C136/CY7C146 are available in both 52-pin LCC and 52-pin PLCC.

A die coat is used to insure alpha immunity.

Logic Block Diagram



Pin Configuration

DIP Top View	
CE_L	48 Vcc
R/WL	47 CEN
BUSY_L	46 R/WL
A10_L	45 BUSY_R
OE_L	44 INT_R
A6_L	43 OER
A5_L	42 AOM
A6_R	41 ARI
A3_L	40 A2R
A4_L	39 A3R
A2_L	38 A4R
A4_R	37 A5R
A1_L	36 A6R
A7_R	35 A7R
A5_R	34 A8R
I/O_L	33 A9R
I/O_L	32 I/O7R
I/O_L	31 I/O6R
I/O_R	30 I/O5R
I/O_R	29 I/O4R
I/O_R	28 I/O3R
I/O_R	27 I/O2R
I/O_R	26 I/O1R
GND	25 I/O0R
	C132-2

Notes:



1. CY7C132/CY7C136 (Master): BUSY is open drain output and requires pull-up resistor.
2. CY7C142/CY7C146 (Slave): BUSY is input.
3. Open drain outputs; pull-up resistor required.



Pin Configurations (continued)

**CY7C132/CY7C136
CY7C142/CY7C146**

T-46-23-12



Selection Guide

	7C132-25 7C136-25 7C142-25 7C146-25	7C132-35 7C136-35 7C142-35 7C146-35	7C132-45 7C136-45 7C142-45 7C146-45	7C132-55 7C136-55 7C142-55 7C146-55
Maximum Access Time (ns)	25	35	45	55
Maximum Operating Current (mA)	Commerical	170	120	90
	Military		170	120
Maximum Standby Current (mA)	Commerical	65	45	35
	Military		65	45

Shaded area contains preliminary information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Static Discharge Voltage > 2001V
(per MIL-STD-883, Method 3015)

Ambient Temperature with

Latch-Up Current >200 mA

Power Applied
Gravitational Potential

Supply Voltage to Ground Potential
(Pin 18 to Pin 21) -0.5V to +7.0V

Operating Range

(Pin 48 to Pin 24)

DC Voltage Applied to Outputs
in High-Z State: -0.5V to +7.0V

Ambient

in High Z State

DC Input Voltage - 3.5V to + 7.0V

Range Temperature V_{CC}

Output Current into Outputs (Low) 20 mA

Commercial 0°C to + 70°C 5V ± 10%

Range	Ambient Temperature	V _{CC}
Commercial	0°C to + 70°C	5V ± 10%
Military ^[3]	-55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[4]

T-46-23-12

Parameters	Description	Test Conditions	7C132-25		7C132-35		7C132-45, 55		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 4.0 mA		0.4		0.4		0.4	V
		I _{OL} = 16.0 mA ^[5]		0.5		0.5		0.5	
V _{IH}	Input HIGH Voltage		2.2		2.2		2.2		V
V _{IL}	Input LOW Voltage			0.8		0.8		0.8	V
I _{DX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-5	+5	-5	+5	-5	+5	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	+5	+5	-5	+5	-5	+5	μA
I _{OS}	Output Short Circuit Current ^[6]	V _{CC} = Max., V _{OUT} = GND		-350		-350		-350	mA
I _{CC}	V _{CC} Operating Supply Current	C _E = V _{IL} , Outputs Open, f = f _{MAX}	Com'l	170		120		90	mA
			Mil			170		120	mA
I _{SB1}	Standby Current Both Ports, TTL Inputs	C _E _L and C _E _R ≥ V _{IH} , f = f _{MAX}	Com'l	65		45		35	mA
			Mil			65		45	mA
I _{SB2}	Standby Current One Port, TTL Inputs	C _E _L and C _E _R ≥ V _{IH} , Active Port Outputs Open, f = f _{MAX}	Com'l	115		90		75	mA
			Mil			115		90	mA
I _{SB3}	Standby Current Both Ports, CMOS Inputs	Both Ports C _E _L and C _E _R ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, f = 0	Com'l	15		15		15	mA
			Mil			15		15	mA
I _{SB4}	Standby Current One Port, CMOS Inputs	One Port C _E _L or C _E _R ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V Active Ports Outputs Open f = f _{MAX}	Com'l	105		85		70	mA
			Mil			105		85	mA

Shaded area contains preliminary information.

Capacitance^[7]




Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF

Notes:



3. T_A is the "instant on" case temperature
4. See the last page of this specification for Group A subgroup testing information.
5. BUSY and INT pins only.
6. Duration of the short circuit should not exceed 30 seconds.
7. Tested initially and after any design or process changes that may affect these parameters.
8. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OZ}/I_{OS}, and 30-pF load capacitance.
9. t_{HZOE}, t_{HZCE}, and t_{HZWE} are tested with C_L = 5pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
10. At any given temperature and voltage condition, t_{HZCE} is less than t_{HZCE} for any given device.
11. The internal write time of the memory is defined by the overlap of C_E LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.



AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

Switching Characteristics Over the Operating Range^[4, 8]

Parameters	Description	7C132-25		7C132-35		7C132-45		7C132-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t_{RC}	Read Cycle Time	25		35		45		55		ns
t_{AA}	Address to Data Valid		25		35		45		55	ns
t_{OHA}	Data Hold from Address Change	0		0		0		0		ns
t_{ACB}	\overline{CE} LOW to Data Valid		10		35		45		25	ns
t_{DOB}	\overline{OE} LOW to Data Valid		15		20		25		25	ns
t_{LZOB}	\overline{OE} LOW to Low Z	1		3		3		3		ns
t_{HZOB}	\overline{OE} HIGH to High Z ^[9]		15		20		20		25	ns
t_{LZCB}	\overline{CE} LOW to Low Z ^[10]	5		5		5		5		ns
t_{HZCB}	\overline{CE} HIGH to High Z ^[9, 10]		15		20		20		25	ns
t_{PU}	\overline{CE} LOW to Power-Up	0		0		0		0		ns
t_{PD}	\overline{CE} HIGH to Power-Down		25		35		35		35	ns
WRITE CYCLE^[11]										
t_{WC}	Write Cycle Time	25		35		45		55		ns
t_{SCB}	\overline{CE} LOW to Write End	20		30		35		40		ns
t_{AW}	Address Set-Up to Write End	20		30		35		40		ns
t_{HA}	Address Hold from Write End	2		2		2		2		ns
t_{SA}	Address Set-Up to Write Start	0		0		0		0		ns
t_{PWB}	\overline{WE} Pulse Width	20		25		30		30		ns
t_{SD}	Data Set-Up to Write End	15		15		20		20		ns
t_{HD}	Data Hold from Write End	0		0		0		0		ns
t_{HZWB}	\overline{WE} LOW to High Z		15		20		20		25	ns
t_{LZWB}	\overline{WE} HIGH to Low Z	0		0		0		0		ns

Shaded area contains preliminary information.

Switching Characteristics Over the Operating Range^[4, 8] (continued)

T-46-23-12

Parameters	Description	7C132-25		7C132-35		7C132-45		7C132-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY/INTERRUPT TIMING										
t_{BLA}	BUSY LOW from Address Match			20		20		25		30 ns
t_{BHA}	BUSY HIGH from Address Mismatch ^[12]			20		20		25		30 ns
t_{BLC}	BUSY LOW from CE LOW			20		20		25		30 ns
t_{BHC}	BUSY HIGH from CE HIGH ^[12]			20		20		25		30 ns
t_{PS}	Port Set Up for Priority	5		5		5		5		ns
$t_{WB}^{[13]}$	WE LOW after BUSY LOW	0		0		0		0		ns
t_{WH}	WE HIGH after BUSY HIGH	20		30		35		35		ns
t_{BDD}	BUSY HIGH to Valid Data			25		35		45		45 ns
t_{DDD}	Write Data Valid to Read Data Valid		Note 14			Note 14		Note 14		Note 14 ns
t_{WDD}	Write Pulse to Data Delay		Note 14			Note 14		Note 14		Note 14 ns
INTERRUPT TIMING										
t_{IWN}	WE to INTERRUPT Set Time			25		25		35		45 ns
t_{IEIN}	CE to INTERRUPT Set Time			25		25		35		45 ns
t_{INS}	Address to INTERRUPT Set Time			25		25		35		45 ns
t_{IOINR}	OE to INTERRUPT Reset Time ^[12]			25		25		35		45 ns
t_{IEINR}	CE to INTERRUPT Reset Time ^[12]			25		25		35		45 ns
t_{INR}	Address to INTERRUPT Reset Time ^[12]			25		25		35		45 ns


Shaded area contains preliminary information.

Notes:

12. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
13. CY7C142/CY7C146 only.
14. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
 - A. BUSY on Port B goes HIGH.
 - B. Port B's address toggled.
 - C. CE for Port B is toggled.
 - D. WB for Port B is toggled.

15. WE is HIGH for read cycle.
16. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
17. Address valid prior to or coincident with CE transition LOW.
18. Data I/O pins enter high-impedance state, as shown when OE is held LOW during write.
19. LCC version only.

Switching Waveforms


Read Cycle No. 1^[15, 16]

C132-7




T-46-23-12

Switching Waveforms (Continued)

Read Cycle No. 2^[15, 17]Either Port— $\overline{CE}/\overline{OE}$ Access

C132-8


2

Read Cycle No. 3^[15]READ with \overline{BUSY} 

C132-9

Write Cycle No. 1^[11, 18]

Either Port






C132-10



Switching Waveforms (Continued)

T-46-23-12

Write Cycle No. 2^[11, 18]Busy Timing Diagram No. 1 (\overline{CE} Arbitration) \overline{CE}_L Valid First: \overline{CE}_R Valid First:




T-46-23-12

Switching Waveforms (Continued)

Busy Timing Diagram No. 2 (Address Arbitration)


Left Address Valid First:



2


C132-14

Right Address Valid First:



C132-15

Busy Timing Diagram No. 3


Write with BUSY (Slave: CY7C142/CY7C146)

C132-16




T-46-23-12


Switching Waveforms (continued)

Interrupt Timing Diagrams^[19]Left Side Sets $\overline{INT_R}$:


C132-17

Right Side Clears $\overline{INT_R}$:

C132-18

Right Side Sets $\overline{INT_L}$:

C132-19

Left Side Clears $\overline{INT_L}$:










C132-20



Typical DC and AC Characteristics

T-46-23-12

2





Ordering Information

T-46-23-12

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C132-25PC	P25	Commerical
	CY7C132-25DC	D26	
	CY7C132-25LC	L68	
35	CY7C132-35PC	P25	Commerical
	CY7C132-35DC	D26	
	CY7C132-35LC	L68	
45	CY7C132-45PC	P25	Commerical
	CY7C132-45DC	D26	
	CY7C132-45LC	L68	
55	CY7C132-55PC	P25	Commerical
	CY7C132-55DC	D26	
	CY7C132-55LC	L68	
35	CY7C132-35DMB	D26	Military
	CY7C132-35LMB	L68	
	CY7C132-45DMB	D26	
45	CY7C132-45LMB	L68	
	CY7C132-55DMB	D26	Military
	CY7C132-55LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C142-25PC	P25	Commerical
	CY7C142-25DC	D26	
	CY7C142-25LC	L68	
35	CY7C142-35PC	P25	Commerical
	CY7C142-35DC	D26	
	CY7C142-35LC	L68	
45	CY7C142-45PC	P25	Commerical
	CY7C142-45DC	D26	
	CY7C142-45LC	L68	
55	CY7C142-55PC	P25	Commerical
	CY7C142-55DC	D26	
	CY7C142-55LC	L68	
35	CY7C142-35DMB	D26	Military
	CY7C142-35LMB	L68	
	CY7C142-45DMB	D26	
45	CY7C142-45LMB	L68	
	CY7C142-55DMB	D26	Military
	CY7C142-55LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C136-25LC	L69	Commerical
	CY7C136-25JC	J69	
35	CY7C136-35LC	L69	Commerical
	CY7C136-35JC	J69	
	CY7C136-35LMB	L69	
45	CY7C136-45LC	L69	Commerical
	CY7C136-45JC	J69	
	CY7C136-45LMB	L69	
55	CY7C136-55LC	L69	Commerical
	CY7C136-55JC	J69	
	CY7C136-55LMB	L69	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C146-25LC	L69	Commerical
	CY7C146-25JC	J69	
35	CY7C146-35LC	L69	Commerical
	CY7C146-35JC	J69	
	CY7C146-35LMB	L69	
45	CY7C146-45LC	L69	Commerical
	CY7C146-45JC	J69	
	CY7C146-45LMB	L69	
55	CY7C146-55LC	L69	Commerical
	CY7C146-55JC	J69	
	CY7C146-55LMB	L69	

Shaded area contains preliminary information.



MILITARY SPECIFICATIONS

Group A Subgroup Testing

T-46-23-12

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{OS}	1, 2, 3
I _{CC}	1, 2, 3
I _{SBI}	1, 2, 3
I _{SB2}	1, 2, 3
I _{SB3}	1, 2, 3
I _{SB4}	1, 2, 3

2

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
t _{OHA}	7, 8, 9, 10, 11
t _{ACB}	7, 8, 9, 10, 11
t _{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
t _{WC}	7, 8, 9, 10, 11
t _{SCB}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
t _{PWE}	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11

Parameters	Subgroups
BUSY/INTERRUPT TIMING	
t _{BLA}	7, 8, 9, 10, 11
t _{BHA}	7, 8, 9, 10, 11
t _{BLC}	7, 8, 9, 10, 11
t _{BHC}	7, 8, 9, 10, 11
t _{PS}	7, 8, 9, 10, 11
t _{WINS}	7, 8, 9, 10, 11
t _{EINS}	7, 8, 9, 10, 11
t _{IINS}	7, 8, 9, 10, 11
t _{OINR}	7, 8, 9, 10, 11
t _{EINR}	7, 8, 9, 10, 11
t _{INR}	7, 8, 9, 10, 11
BUSY TIMING	
t _{WB} ^[20]	7, 8, 9, 10, 11
t _{WH}	7, 8, 9, 10, 11
t _{BDD}	7, 8, 9, 10, 11
t _{DDD}	7, 8, 9, 10, 11
t _{WDD}	7, 8, 9, 10, 11

Note:

20. CY7C142 only.