

8-bit 20MSPS Video A/D Converter (CMOS)

Description

The CXD1175A is an 8-bit CMOS A/D converter for video use. The adoption of a 2-step parallel system achieves low consumption at a maximum conversion speed of 20MSPS minimum, 35MSPS typical.

Features


- Resolution: 8 bit ± 1/2LSB (DL)
- Maximum sampling frequency: 20MSPS
- Low power consumption: 60mW (at 20MSPS typ.) (reference current excluded)
- Built-in sampling and hold circuit
- Built-in reference voltage self-bias circuit
- 3-state TTL compatible output
- Power supply: 5V single
- Low input capacitance: 11pF
- Reference impedance: 300Ω (typ.)

Applications

TV, VCR digital systems and a wide range of fields where high speed A/D conversion is required.

Structure

Silicon gate CMOS monolithic IC



Absolute Maximum Ratings (Ta = 25°C)

Vdd		7		V
Vrt,Vre	3VDD +	0.5 to	Vss -	- 0.5V
Vin	VDD +	0.5 to	Vss -	- 0.5V
Vı	VDD +	0.5 to	Vss -	- 0.5V
Vo	Vdd +	0.5 to	Vss -	- 0.5V
re				
Tstg	-	-55 to	+150	°C
	VRT, VRE VIN VI Vo re	VRT,VRBVDD + VIN VDD + VI VDD + VO VDD + VO VDD +	VRT, VRB VDD + 0.5 to VIN VDD + 0.5 to VI VDD + 0.5 to VI VDD + 0.5 to VO VDD + 0.5 to re	VRT, VRB VDD + 0.5 to Vss - VIN VDD + 0.5 to Vss - VI VDD + 0.5 to Vss - Vo VDD + 0.5 to Vss - re V

Recommended Operating Conditions


 Supply voltage 	AVdd,	AVss	4.75 to 5.25	V
	DVdd,	DVss		
	DVs	s – AV	′ss 0 to 100	mV
Reference input vo	oltage			
	Vrb		0 and above	V
	Vrt	:	2.8 and below	V
 Analog input 	Vin	-	1.8Vp-p above	
Clock pulse width				
TPW1,	TPW0	23ns ((min) to 1.1µs (max)
· Operating ambient	tomno	roturo		

Operating ambient temperature
 Topr -40 to -

–40 to +85 °C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration




Pin Description and Equivalent Circuits

No.	Symbol	Equivalent circuit	Description
1	ŌĒ	DVDD	When \overline{OE} = Low, Data is output. When \overline{OE} = High, D0 to D7 pins turn to High impedance.
2, 24	DVss		Digital ground
3 to 10	D0 to D7		D0 (LSB) to D7 (MSB) output
11, 13	DVdd		Digital +5V
12	CLK	DVbb (12)-W	Clock input
16	VRTS	AVDD °	Shorted with VRT generates, +2.6V.
17	VRT		Reference voltage (Top)
23	VRB	AVss	Reference voltage (Bottom)
14, 15, 18	AVdd		Analog +5V
19	Vin	AVDD (19 AVss	Analog input
20, 21	AVss		Analog GND
22	VRBS	AVss	Shorted with VRB generates +0.6V.


Digital output


Compatibility between analog input voltage and the digital output code is indicated in the chart below.

Input signal voltage	Step	Digital output code MSB LSB
Vrt	0	11111111
:	:	:
:	127	10000000
:	128	01111111
:	:	:
Vrb	255	00000000



• : Point for analog signal sampling.





Timing Chart 2

Electrical Characteristics

Analog characteristics

(Fc = 20MSPS, V_{DD} = 5V, V_{RB} = 0.5V, V_{RT} = 2.5V, Ta = 25°C)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Conversion speed	Fc	V _{DD} = 4.75 to 5.25V Ta = -40 to +85°C V _{IN} = 0.5 to 2.5V f _{IN} = 1kHz ramp	0.5		20	MSPS
Analog input band width (–1dB)	BW	Envelope		18		MHz
Offeet veltere*1	Еот	Potential difference to VRT	-10	-35	-60	mV
Offset voltage ^{*1}	Еов	Potential difference to VRB 0 +15		+15	+45	
Integral non-linearity error	EL	- End point		+0.5	+1.3	LSB
Differential non-linearity error	ED			±0.3	±0.5	
Differential gain error	DG	NTSC 40 IRE mod ramp		1.0		%
Differential phase error	DP	Fc = 14.3MSPS		0.5		deg
Aperture jitter	taj			30		ps
Sampling delay	tsd			4		ns

*1 The offset voltage EOB is a potential difference between VRB and a point of position where the voltage drops equivalent to 1/2 LSB of the voltage when the output data changes from "00000000" to "00000001". EOT is a potential difference between VRT and a potential of point where the voltage rises equivalent to 1/2LSB of the voltage when the output data changes from "11111111" to "11111110".

DC characteristics

(Fc = 20MSPS, VDD = 5V, VRB = 0.5V, VRT = 2.5V, Ta = 25°C)


Item	Symbol	C	onditions	Min.	Тур.	Max.	Unit
Supply current	IDD	Fc = 20MSF NTSC ramp	-		12	17	mA
Reference pin current	IREF			4.5	6.6	8.7	mA
Analog input capacitance	Сіл	VIN = 1.5V +	0.07Vrms		11		pF
Reference resistance (VRT to VRB)	Rref				300	450	Ω
	VRB1	Shorts VRB	Shorts VRB and VRBS		0.64	0.68	v
Self-bias I	VRT1 – VRB1	Shorts VRT and VRTS		1.96	2.09	2.21	V
Self-bias II	VRT2	VRB = AGND Shorts VRT and VRTS		2.25	2.39	2.53	V
Disital input valtage	Viн	V _{DD} = 4.75 t	o 5.25V	3.5			v
Digital input voltage	VIL	Ta = -40 to	+85°C			1.0	
Disitel input sument	Ін		VIH = VDD			5	
Digital input current	lı.	V _{DD} = max	VIL = 0V			5	μA
	Іон	OE = Vss	Vон = Vdd – 0.5V	-1.1			
Disitel entent entent	IDL	Vdd = min	Vol = 0.4V	3.7			mA
Digital output current	Іоzн	OE = VDD	Voh = Vdd			16	
	lozl	Vdd = max	Vol = 0V			16	μA


Timing

(Fc = 20MSPS, V_{DD} = 4.75 to 5.25V, V_{RB} = 0.5V, V_{RT} = 2.5V, Ta = -40 to +85°C)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output data delay	TDL	With TTL 1 gate and 10pF load		18	30	ns
Tri-state output enable time	tрzн tpzl	$\frac{R_L}{OE} = 1k\Omega, C_L = 20pF$ $\frac{OE}{OE} = 5V \rightarrow 0V$	3	7	13	ns
Tri-state output disable time	tрнz tplz	$\frac{R_L}{OE} = 1k\Omega, C_L = 20pF$ $\frac{OE}{OE} = 0V \rightarrow 5V$	7	15	26	ns

Electrical Characteristics Measurement Circuit







3-state output measurement circuit

Note) CL includes the capacitance of the probe and others.

Maximum operational speed Differential gain error Differential phase error




Digital output current measurement circuit



-7-

Timing Chart 3



Operation (See Block Diagram and Timing Chart)

 The CXD1175AM/AP is a 2-step parallel system A/D converter featuring a 4-bit upper comparators group and 2 lower comparators groups of 4-bit each. The reference voltage that is equal to the voltage between VRT – VRB/16 is constantly applied to the upper 4-bit comparator block. Voltage that corresponded to the upper data is fed through the reference supply to the lower data. VRTS and VRBS pins serve for the self generation of VRT (Reference voltage top) and VRB (Reference voltage bottom).

- 2. This IC uses an offset cancel type comparator and operates synchronously with an external clock. It features the following operating modes which are respectively indicated on the timing chart with S, H, C symbols. That is input sampling (auto zero) mode, input hold mode and comparison mode.
- 3. The operation of respective parts is as indicated in the chart. For instance input voltage Vi (1) is sampled with the falling edge of the first clock by means of the upper comparator block and the lower comparator A block.

The upper comparators block finalizes comparison data MD (1) with the rising edge of the first clock. Simultaneously the reference supply generates the lower reference voltage RV (1) that corresponded to the upper results. The lower comparator block finalizes comparison data LD (1) with the rising edge of the second clock. MD (1) and LD (1) are combined and output as Out (1) with the rising edge of the 3rd clock. Accordingly there is a 2.5 clock delay from the analog input sampling point to the digital data output.

Operation Notes

1. VDD, VSS

To reduce noise effects, separate the analog and digital systems close to the device. For both the digital and analog V_{DD} pins, use a ceramic capacitor of about 0.1μ F set as close as possible to the pin to bypass to the respective GND's.

2. Analog input

Compared with the flash type A/D converter, the input capacitance of the analog input is rather small. However it is necessary to conduct the drive with an amplifier featuring sufficient band and drive capability. When driving with an amplifier of low output impedance, parasite oscillation may occur. That may be prevented by inserting a resistance of about 100Ω in series between the amplifier output and A/D input.

3. Clock input

The clock line wiring should be as short as possible also, to avoid any interference with other signals, separate it from other circuits.

4. Reference input

Voltage between VRT to VRB is compatible with the dynamic range of the analog input. Bypassing VRT and VRB pins to GND, by means of a capacitor about 0.1μ F, stable characteristics are obtained. By shorting VRT and VRTS, VRB and VRBS, the self-bias function that generates VRT = 2.6V and VRB = 0.6V, is activated.

5. Timing

Analog input is sampled with the falling edge of CLK and output as digital data with a delay of 2.5 clocks and with the following rising edge. The delay from the clock rising edge to the data output is about 18ns.


6. OE pin

By connecting \overline{OE} to GND output mode is obtained. By connecting to VDD high impedance is obtained.

7. About latch up

It is necessary that AV_{DD} and DV_{DD} pins be the common source of power supply. This is to avoid latch up due to the voltage difference between AV_{DD} and DV_{DD} pins when power is ON.

Application Circuit




Note) It is necessary that AVDD and DVDD pins the common source of power supply. The gain of analog input signal can be variable by adjustment of value of R3.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

8-bit 20MSPS ADC and DAC Evaluation Board

The CXD1175AP/CXA1106P PCB is evaluation PCB for the 8-bit high speed and low power consumption CMOS A/D converter CXD1175AP and the 8-bit high speed bipolar D/A converter CXD1106P. This PCB features a high speed and low power consumption CMOS A/D converter, analog input buffer, clock buffer, latch and high speed bipolar D/A converter designed to fully enhance the performance of A/D and D/A converters.

Block Diagram



- · Digital input level TTL level
- Supply voltage ±5.0V

Supply voltage

Item	Min.	Тур.	Max.	Unit
+5V -5V			150 20	mA

Analog input AC input voltage

Item	Min.	Тур.	Max.	Unit
Gain (Vı» = 2Vp-p input)	0.5		2	
Offset voltage	0		5	V

Clock input

TTL compatible Pulse width Tcw1 25ns (min.) Tcw₀ 25ns (min.)

www.tvsat.com.pl

CXD1175AM/AP

Analog Output (CXA1106)

(R∟ > 10kΩ)


Item	Min.	Тур.	Max.	Unit
Analog output	0.9	1.0	1.1	V

Output Format (CXD1175A)


The table shows the output format of A/D converter.

Input signal voltage	Step	Digital output code MSB LSB							SB
Vrt	0	1	1	1	1	_1	1	1	1
	127	1	0	0	0	0	0	0	0
:	128 :	0	1	1	1	1 :	1	1	1
Vrb	255	0	0	0	0	0	0	0	0

Timing Chart



Item	Symbol	Min.	Тур.	Max.	Unit
Clock high time	TPW1	25			ns
Clock low time	TPW0	25			ns
Clock delay	Tdc			24	ns
Data delay AD	tpd (AD)		18	30	ns
Data delay (latch)	too			17	ns
Set up time	ts	10			ns
Hold time	th	2			ns
Data delay DA	tpd (DA)		11		ns



– 13 –

List of Parts

resistor		transistor	
R1	51Ω	Q1	2SC2785
R2	120Ω	Q2	2SC2785
R3	680Ω	Q3	2SC2785
R4	510Ω	Q4	2SC2785
R5	390Ω	Q5	2SC2785
R6	2.2k <u>Ω</u>		
R7	75Ω	IC	
R8	2.2kΩ	IC1	74S174
R9	510Ω	IC2	74S174
R10	510Ω	IC3	74S04
R11	75Ω		
VR1	100Ω	oscillator	
VR2	10kΩ	OSC	
VR3	2kΩ		
VR4	2kΩ	others	
VR5	5kΩ	connector	BNC071
		SW	AT1D2M3
capacito	r		
C1	470μF/6.3V (chemical)		
C2	22µF/16V (chemical)		
<u></u>	0.01.1		

C1	470µF/6.3V (chemical)
C2	22µF/16V (chemical)
C3	0.01µF
C4	10µF/16V (tamtalate)
C5	0.1µF
C6	0.1µF
C7	0.1µF
C8	0.1µF
C9	0.1µF
C10	0.1µF
C11	47µF/10V (chemical)
C12	47µF/10V (chemical)
C13	47µF/10V (chemical)
C14	0.1µF

Method of Adjustment

- Vgain (VR1) Gain adjustment of the analog input.
- Voffset (VR2) Offset adjustment of the analog input.
- 3. Vref (VR3, VR4)

Adjustment of the A/D converter reference voltage. VRB is adjusted at VR3, and VRT at VR4. Reference voltage is given with self-bias for PCB shipment.

 Analog output gain (VR5) Full-scale voltage of the D/A converter output is adjusted.

Points on the PCB Pattern Layout

- Layout so that digital current does not flow to analog GND (part 1). (See Component Side on page 19 for part 1.)
- 2. Capacitor C6 (between AVss and AVDD) and capacitor C14 (between DVss and DVDD) are important factors to enhance the CXD1175A performance. Those capacitors should feature good high frequency characteristics over 0.1µF (ceramic capacitor). Layout as close to the IC as possible.
- 3. Analog GND (AVss) and Digital GND (DVss) have a common voltage and a supply source. The DVss of A/D converter (part 2) location as close to the voltage source is possible will give even better results. That is, a layout where the A/D converter is close to the voltage source is recommended. (See Component Side on page 19 for part 2.)
- 4. AV_{DD} (Pins 14, 15 and 18) and DV_{DD} (Pins 11 and 13) are provided in the CXD1175A, and a common voltage source should be used for them as for part 3. (See the paragraph for Latch Up Prevention.) (See Soldering Side on page 19 for part 3.)
- 5. The A/D converter samples analog signals at the falling edge of clock. Accordingly, clocks fed to the A/D converter should not be affected by jitter.
- 6. In this PCB, to evaluate A/D and D/A converters independently, an independent layout has been adopted for the analog GND of A/D and D/A converters, from the voltage generation source. For the user's actual PCB even a common source poses no problems. For the CXA1106, as analog signals are output with the supply voltage as reference, take care not to let noise interfere with the analog VDD of D/A converter.

Notes on Operation

1. Reference voltage

The self-bias function where $V_{RT} = 2.6V$ and $V_{RB} = 0.6V$ is available by shorting V_{RT} and V_{RTS} , V_{RB} and V_{RBS} in the CXD1175A. At the PCB, either self-bias or external reference voltage can be selected according to the way the jumper wire is connected. For shipment, the reference voltage is provided by the self-bias. Also, when reference voltage is to be provided from the exterior, adjust the dynamic range ($V_{RT} - V_{RB}$) to 1.8Vp-p or over.

2. Clock input

There are two modes for the PCB clock input.


- 1) Through an external signal generator (external clock)
- 2) Using a crystal oscillator (internal clock)

These two modes can be selected with a switch on the PCB. They are given from the external clock for shipment.

3. Peripheral through hole

There is a number of through holes at the analog input, output and LOGIC areas. Those are used when additional circuits are to be mounted on the PCB circuit.

- 4 The two latch ICs (74S174) on the circuit diagram are not absolutely necessary for the A/D and D/A converter evaluation. That is, when the A/D converter output data is directly input to D/A converter input, normal operation is maintained. However, as A/D converter output data is hardly ever subject to D/A conversion without the digital signal processing, the PCB has been fitted with the 74S174 to show a layout example for digital signal processing IC.
- 5. Analog input buffer & driver block is designed to handle conventional video band signals. Accordingly, for tests involving frequencies higher than that, methods shown in the figure below are recommended.




High frequency input measurement circuit

Latch Up Prevention


The CXD1175A is a CMOS IC which requires latch up precautions. Latch up is mainly generated by the lag in the voltage rising time of AV_{DD} (Pins 14, 15 and 18) and DV_{DD} (Pins 11 and 13), when power supply is ON.

1. Correct usage


a. When analog and digital supplies are from different sources



b. When analog and digital supplies are from a common source (i)




(ii)




2. Example when latch up easily occurs

a. When analog and digital supplies are from different sources




b. When analog and digital supplies are from common source


(i)




(ii)




Silk Side



Component side




Soldering side



Package Outline

Unit: mm CXD1175AM

24PIN SOP (PLASTIC)




0.24 M

PACKAGE STRUCTURE

		MOLDING COMPOUND	EPOXY RESIN
SONY CODE	SOP-24P-L01	LEAD TREATMENT	SOLDER PLATING
EIAJ CODE	SOP024-P-0300	LEAD MATERIAL	42/COPPER ALLOY
JEDEC CODE		PACKAGE MASS	0.3g

24PIN SOP (PLASTIC)





0.24 M ~ ~

PACKAGE STRUCTURE

SOLDER PLATING 42/COPPER ALLOY


		MOLDING COMPOUND	EPOXY RESIN
SONY CODE	SOP-24P-L01	LEAD TREATMENT	SOLDER PLATIN
EIAJ CODE	SOP024-P-0300	LEAD MATERIAL	42/COPPER ALL
JEDEC CODE		PACKAGE MASS	0.3g

LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
LEAD TREATMENT	Sn-Bi 2.5%
LEAD TREATMENT THICKNESS	5-18µm

Package Outline

Unit: mm CXD1175AP




		PACKAGE I
SONY CODE	DIP-24P-01	LEAD TREA
EIAJ CODE	DIP024-P-0400	LEAD MATE
JEDEC CODE		PACKAGE N

PACKAGE STRUCTURE		
PACKAGE MATERIAL	EPOXY RESIN	
LEAD TREATMENT	SOLDER PLATING	
LEAD MATERIAL	42/COPPER ALLOY	
PACKAGE MASS	2.0g	

0° to 15°

24PIN DIP(PLASTIC)



SONY CODE	DIP-24P-01
EIAJ CODE	DIP024-P-0400

PACKAGE STRUCTURE		
PACKAGE MATERIAL	EPOXY RESIN	
LEAD TREATMENT	SOLDER PLATING	
LEAD MATERIAL	42/COPPER ALLOY	
PACKAGE MASS	2.0g	

LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
LEAD TREATMENT	Sn-Bi 2.5%
LEAD TREATMENT THICKNESS	5-18µm