National Semiconductor

## CLC405

## Low-Cost, Low-Power, 110MHz Op Amp with Disable

## General Description

The CLC405 is a low-cost, wideband ( 110 MHz ) op amp featuring a TTL-compatible disable which quickly switches off in 18ns and back on in 40 ns . While disabled, the CLC405 has a very high input/output impedance and its total power consumption drops to a mere 8 mW . When enabled, the CLC405 consumes only 35 mW and can source or sink an output current of 60 mA . These features make the CLC405 a versatile, high-speed solution for demanding applications that are sensitive to both power and cost.

Utilizing National's proven architectures, this current feedback amplifier surpasses the performance of alternative solutions and sets new standards for low power at a low price. This powerconserving op amp achieves low distortion with -72dBc and -70 dBc for second and third harmonics respectively. Many high source impedance applications will benefit from the CLC405's $6 \mathrm{M} \Omega$ input impedance. And finally, designers will have a bipolar part with an exceptionally low 100nA non-inverting bias current.

With 0.1 dB flatness to 50 MHz and low differential gain and phase errors, the CLC405 is an ideal part for professional video processing and distribution. However, the $110 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth $\left(\mathrm{A}_{\mathrm{v}}=+2\right.$ ) coupled with a $350 \mathrm{~V} / \mathrm{\mu s}$ slew rate also make the CLC405 a perfect choice in cost-sensitive applications such as video monitors, fax machines, copiers, and CATV systems.

## Features

- Low-cost
- Very low input bias current: 100 nA
- High input impedance: $6 \mathrm{M} \Omega$
- $110 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth $\left(\mathrm{A}_{\mathrm{v}}=+2\right)$
- Low power: $\mathrm{I}_{\mathrm{cc}}=3.5 \mathrm{~mA}$
- Ultra-fast enable/disable times
- High output current: 60 mA


## Applications

- Desktop video systems
- Multiplexers
- Video distribution
- Flash A/D driver
- High-speed switch/driver
- High-source impedance applications
- Peak detector circuits
- Professional video processing
- High resolution monitors



CLC405 Electrical Characteristics ( $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{f}}=348 \Omega: \mathrm{V}_{\mathrm{cc}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ unless specified)

| PARAMETERS | CONDITIONS | TYP | MIN/MAX RATINGS |  |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ambient Temperature | CLC405AJ | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ | -40 to $85^{\circ} \mathrm{C}$ |  |  |
| FREQUENCY DOMAIN RESPONSE |  |  |  |  |  |  |  |
| -3dB bandwidth | $\mathrm{V}_{\text {out }}<1.0 \mathrm{~V}_{\text {pp }}$ | 110 | 75 | 50 | 45 | MHz |  |
| - | $\mathrm{V}_{\text {out }}<5.0 \mathrm{~V}_{\mathrm{pp}}$ | 42 | 31 | 27 | 26 | MHz | 1 |
| -3 dB bandwidth $\mathrm{A}_{V}=+1$ | $\mathrm{V}_{\text {out }}<0.5 \mathrm{~V}_{\mathrm{pp}}\left(\mathrm{R}_{\mathrm{f}}=2 \mathrm{~K}\right)$ | 135 |  |  |  | MHz |  |
| $\pm 0.1 \mathrm{~dB}$ bandwidth | $\mathrm{V}_{\text {out }}<1.0 \mathrm{~V}_{\mathrm{pp}}$ | 50 | 15 |  |  | MHz |  |
| gain flatness | $\mathrm{V}_{\text {out }}<1.0 \mathrm{~V}_{\mathrm{pp}}$ |  |  |  |  |  |  |
| peaking | DC to 200MHz | 0 | 0.6 | 0.8 | 1.0 | dB |  |
| rolloff | $<30 \mathrm{MHz}$ | 0.05 | 0.3 | 0.4 | 0.5 | dB |  |
| linear phase deviation | $<20 \mathrm{MHz}$ | 0.3 | 0.6 | 0.7 | 0.7 | deg |  |
| differential gain | NTSC, $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 0.01 | 0.03 | 0.04 | 0.05 | \% |  |
|  | NTSC, $\mathrm{R}_{\mathrm{L}}=150 \Omega$ (Note 2) | 0.01 |  |  |  | \% | 2 |
| differential phase | NTSC, $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 0.25 | 0.4 | 0.5 | 0.55 | deg |  |
|  | NTSC, $\mathrm{R}_{\mathrm{L}}=150 \Omega$ (Note 2) | 0.08 |  |  |  | deg | 2 |
| TIME DOMAIN RESPONSE |  |  |  |  |  |  |  |
| rise and fall time | 2 V step | 5 | 7.5 | 8.2 | 8.4 | ns |  |
| settling time to 0.05\% | 2 V step | 18 | 27 | 36 | 39 | ns |  |
| overshoot | 2 V step | 3 | 12 | 12 | 12 | \% |  |
| slew rate $\quad A_{V}=+2$ | 2 V step | 350 | 260 | 225 | 215 | V/us |  |
| $\mathrm{A}_{\mathrm{V}}=-1$ | 1 V step | 650 |  |  |  | V/us |  |
| DISTORTION AND NOISE RESPONSE |  |  |  |  |  |  |  |
| $2^{\text {nd }}$ harmonic distortion | $2 \mathrm{~V}_{\mathrm{pp}}, 1 \mathrm{MHz} / 10 \mathrm{MHz}$ | -72/-52 | -46 | -45 | -44 | dBc | B |
| $3^{\text {rd }}$ harmonic distortion | $2 \mathrm{~V}_{\mathrm{pp}}, 1 \mathrm{MHz} / 10 \mathrm{MHz}$ | -70/-57 | -50 | -47 | -46 | dBc | B |
| equivalent input noise | $>1 \mathrm{MHz}$ | 5 | 6.3 | 6.6 | 6.7 | $\mathrm{nV} / \mathrm{VHz}$ |  |
| inverting current | $>1 \mathrm{MHz}$ | 12 | 15 | 16 | 17 | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |  |
| non-inverting current | $>1 \mathrm{MHz}$ | 3 | 3.8 | 4 | 4.2 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |  |
| STATIC DC PERFORMANCE |  |  |  |  |  |  |  |
| input offset voltage |  | 1 | 5 | 7 | 8 | mV | A |
| average drift |  | 30 | 50 |  | 50 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| input bias current | non-inverting | 100 | 900 | 1600 | 2800 | nA | A |
| average drift |  | 3 |  | 8 | 11 | $n A /{ }^{\circ} \mathrm{C}$ |  |
| input bias current | inverting | 1 | 5 | 7 | 10 | $\mu \mathrm{A}$ | A |
| average drift |  | 17 |  | 40 | 45 | $n A /{ }^{\circ} \mathrm{C}$ |  |
| power supply rejection ratio | DC | 52 | 47 | 46 | 45 | dB |  |
| common-mode rejection ratio | DC | 50 | 45 | 44 | 43 | dB |  |
| supply current | $\mathrm{R}_{\mathrm{L}}=\infty$ | 3.5 | 4.0 | 4.1 | 4.4 | mA | A |
| disabled | $\mathrm{R}_{\mathrm{L}}=\infty$ | 0.8 | 0.9 | 0.95 | 1 | mA | A |
| SWITCHING PERFORMANCE |  |  |  |  |  |  |  |
| turn on time |  | 40 | 55 | 58 | 58 | ns |  |
| turn off time | to >50dB attn. @ 10MHz | 18 | 26 | 30 | 32 | ns |  |
| off isolation | 10 MHz | 59 | 55 | 55 | 55 | dB |  |
| high input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 | 2 | 2 | V |  |
| low input voltage | $\mathrm{V}_{\text {IL }}$ |  | 0.8 | 0.8 | 0.8 | V |  |
| MISCELLANEOUS PERFORMANCE |  |  |  |  |  |  |  |
| input resistance | non-inverting | 6 | 3 | 2.4 | 1 | $\mathrm{M} \Omega$ |  |
| input resistance | inverting | 182 |  |  |  | $\Omega$ |  |
| input capacitance | non-inverting | 1 | 2 | 2 | 2 | pF |  |
| common mode input range |  | $\pm 2.2$ | 1.8 | 1.7 | 1.5 | V |  |
| output voltage range | $R_{L}=100 \Omega$ | + 3.5,-2.8 | +3.1,-2.7 | +2.9,-2.6 | +2.4,-1.6 | V |  |
| output voltage range | $\mathrm{R}_{\mathrm{L}}=\infty$ | +4.0,-3.3 | +3.9,-3.2 | +3.8,-3.1 | +3.7,-2.8 | V |  |
| output current |  | 40 | 40 | 38 | 20 | mA |  |
| output resistance, closed loop |  | 0.06 | 0.2 | 0.25 | 0.4 | $\Omega$ |  |

Recommended gain range $\pm 1$ to $\pm 40 \mathrm{~V} / \mathrm{V}$
$\mathrm{Min} / \mathrm{max}$ ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

## Absolute Maximum Ratings

supply voltage
$\mathrm{I}_{\text {out }}$ is short circuit protected to ground common-mode input voltage maximum junction temperature storage temperature range lead temperature (soldering 10 sec )
$+300^{\circ} \mathrm{C}$

Transitor count

## Notes

1) At temps $<0^{\circ} \mathrm{C}$, spec is guaranteed for $R_{L}=500 \Omega$.
2) An $825 \Omega$ pull-down resistor is connected between $V_{0}$ and $-V_{c c}$.
A) J-level: spec is $100 \%$ tested at $+25^{\circ} \mathrm{C}$
B) Guaranteed at 10 MHz .

CLC405 Typical Performance Characteristics ( $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{f}}=348 \Omega: \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ unless specified)



## CLC405 OPERATION

## Feedback Resistor

The feedback resistor, $\mathrm{R}_{\mathrm{f}}$, determines the loop gain and frequency response for a current feedback amplifier. Unless otherwise stated, the performance plots and data sheet specify CLC405 operation with $R_{f}$ of $348 \Omega$ at a gain of $+2 \mathrm{~V} / \mathrm{V}$. Optimize frequency response for different gains by changing $R_{f}$. Decrease $R_{f}$ to peak frequency response and extend bandwidth. Increase $R_{f}$ to roll off of the frequency response and decrease bandwidth. Use a $2 k \Omega R_{f}$ for unity gain, voltage follower circuits.
Use application note OA-13 to optimize your $R_{f}$ selection. The equations in this note are a good starting point for selecting $R_{f}$. The value for the inverting input impedance for OA-13 is approximately $182 \Omega$.

## Enable/Disable Operation Using $\pm 5 \mathrm{~V}$ Supplies

The CLC405 has a TTL \& CMOS logic compatible disable function. Apply a logic low (i.e. $<0.8 \mathrm{~V}$ ) to pin 8 , and the CLC405 is guaranteed disabled across its temperature range. Apply a logic high to pin 8, (i.e. > 2.0 V ) and the CLC405 is guaranteed enabled. Voltage, not current, at pin 8 determines the enable/disable state of the CLC405.

Disable the CLC405 and its inputs and output become high impedances. While disabled, the CLC405's quiescent power drops to 8 mW .
Use the CLC405's disable to create analog switches or multiplexers. Implement a single analog switch with one CLC405 positioned between an input and output. Create an analog multiplexer with several CLC405s. Tie the outputs together and put a different signal on each CLC405 input.

Operate the CLC405 without connecting pin 8. An internal $20 \mathrm{k} \Omega$ pull-up resistor guarantees the CLC405 is enabled when pin 8 is floating.

## Enable/Disable Operation for Single or Unbalanced Supply Operation



Figure 1
Figure 1 illustrates the internal enable/disable operation of the CLC405. When pin 8 is left floating or is tied to $+\mathrm{V}_{\mathrm{cc}}$, Q1 is on and pulls tail current through the CLC405 bias circuitry. When pin 8 is less than 0.8 V above the supply midpoint, Q1 stops tail current from flowing in the CLC405 circuitry. The CLC405 is now disabled.

## Disable Limitations

The feedback resistor, $\mathrm{R}_{\mathrm{f}}$, limits off isolation in inverting gain configurations. Do not apply voltages greater than $+V_{c c}$ or less than $-V_{\text {ee }}$ to pin 8 or any other pin.

## Input - Bias Current, Impedances, and Source Termination Considerations

The CLC405 has:

- a $6 \mathrm{M} \Omega$ non-inverting input impedance.
- a 100 nA non-inverting input bias current.

If a large source impedance application is considered, remove all parasitic capacitance around the non-inverting input and source traces. Parasitic capacitances near the input and source act as a low-pass filter and reduce bandwidth.

Current feedback op amps have uncorrelated input bias currents. These uncorrelated bias currents prevent source impedance matching on each input from canceling offsets. Refer to application note OA-07 of the data book to find specific circuits to correct DC offsets.

## Layout Considerations

Whenever questions about layout arise, USE THE EVALUATION BOARD AS A TEMPLATE.

Use the CLC730013 and CLC730027 evaluation boards for the DIP and SOIC respectively. These board layouts were optimized to produce the typical performance of the CLC405 shown in the data sheet. To reduce parasitic capacitances, the ground plane was removed near pins 2,3 , and 6 . To reduce series inductance, trace lengths of components and nodes were minimized.

Parasitics on traces degrade performance. Minimize coupling from traces to both power and ground planes. Use low inductive resistors for leaded components.

Do not use dip sockets for the CLC405 DIP amplifiers. These sockets can peak the frequency domain response or create overshoot in the time domain response. Use flush-mount socket pins when socketing is necessary. The 730013 circuit board device holes are sized for Cambion P/N 450-2598 socket pins or their functional equivalent.

Insert the back matching resistor ( $\mathrm{R}_{\text {out }}$ ) shown in Figure 2 when driving coaxial cable or a capacitive load. Use the plot in the typical performance section labeled "Settling Time vs. Capacitive Load" to determine the optimum resistor value for $\mathbf{R}_{\text {out }}$ for different capacitive loads. This optimal resistance improves settling tim for pulse-type applications and increases stability.


Figure 2

Use power-supply bypassing capacitors when operating this amplifier. Choose quality $0.1 \mu \mathrm{~F}$ ceramics for $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$. Choose quality $6.8 \mu \mathrm{~F}$ tantalum capacitors for $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$. Place the $0.1 \mu \mathrm{~F}$ capacitors within 0.1 inches from the power pins. Place the $6.8 \mu \mathrm{~F}$ capacitors within $3 / 4$ inches from the power pins.

## Video Performance vs. IEX

Improve the video performance of the CLC405 by drawing extra current from the amplifier output stage. Using a single external resistor as shown in Figure 3, you can adjust the differential phase. Video performance vs. $I_{\text {EX }}$ is illustrated below in Graph 1. This graph represents positive video performance with negative synchronization pulses.


Figure 3
The value for $R_{p d}$ in Figure 3 is determined by :

$$
\mathrm{R}_{\mathrm{pd}}=\frac{5}{\mathrm{I}_{\mathrm{EX}}}
$$

at $\pm 5 \mathrm{~V}$ supplies.

## Wideband Digital PGA

As shown on the front page, the CLC405 is easily configured as a digitally controlled programmable gain amplifier. Make a PGA by configuring several amplifiers at required gains. Keep $R_{f}$ near $348 \Omega$ and change $R_{g}$ for each different gain. Use a TTL decoder that has enough outputs to control the selection of different gains and the buffer stage. Connect the buffer stage like the buffer of the front page. The buffer isolates each gain stage from the load and can produce a gain of zero for a gain selection of zero. Use of an inverter (7404) on the buffer disable pin to keep the buffer operational at all gains except zero. Or float the buffer disable pin for a continuous enable state.

## Amplitude Equalization

Sending signals over coaxial cable greater than 50 meters in length will attenuate high frequency signal components. Equalizers restore the attenuated components of this signal. The circuit in Figure 4, is an op amp equalizer. The RC networks peak the response of the CLC405 at higher frequencies. This peaking restores cable-attenuated frequencies. Graph 2 shows how the equalizer actually restored a digital word through 150 meters of coaxial cable.


Figure 4
Digital Word Amplitude Equalization


## Graph 2

The values used to produce Graph 2 are:
$\mathrm{R}_{\mathrm{g}}=348 \Omega$
$\mathrm{C}_{1}=470 \mathrm{pF}$
$\mathrm{C}_{2}=70 \mathrm{pF}$
$R_{1}=450 \Omega$
$R_{2}=90 \Omega$

## Amplitude Equalizer

Place the first zero ( $\mathrm{fz}_{1}$ ) at some low frequency (540 khz for Graph 2). $\mathrm{R}_{1} \& \mathrm{C}_{1}$ produce a pole ( $\mathrm{f}_{1}$ @ 750 khz ) that cancels $\mathrm{fz}_{1}$. Place a second zero at a higher frequency ( $\mathrm{fz} \mathrm{z}_{2} @ 12 \mathrm{Mhz}$ ). $\mathrm{R}_{2} \& \mathrm{C}_{2}$ provide a canceling pole (of $\mathrm{fp}_{2}=25 \mathrm{Mhz}$ ).

Graph 3 shows the closed loop response of the op amp equalizer with equations for the poles, zeros, and gains.

Closed Loop Equalizer Frequency Response


Frequency (Hz)

## Graph 3

Note: For very-high frequency equalization, use a higher bandwidth part (i.e. CLC44X)

## Package Thermal Resistance

| Package | 日jc | 日jA |
| :--- | :---: | :---: |
| Plastic (AJP) | $75^{\circ} / \mathrm{W}$ | $125^{\circ} \mathrm{W}$ |
| Surface Mount (AJE) | $130^{\circ} \mathrm{W}$ | $150^{\circ} / \mathrm{W}$ |
| CerDip | $65^{\circ} / \mathrm{W}$ | $155^{\circ} / \mathrm{W}$ |

## Ordering Information

| Model | Temperature Range | Description |
| :--- | :--- | :--- |
| CLC405AJP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin PDIP |
| CLC405AJE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| CLC405AIB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin CerDIP |
| CLC405ALC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | dice |
| CLC405AMC | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | die, MIL-STD-883 |
| CLC405A8B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP, MIL-STD-883 |

Contact factory for other packages and DESC SMD number.

## Customer Design Applications Support

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at 1-800-272-9959 or fax 1-800-737-7018.
Life Support Policy
National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
National Semiconductor
Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: $1(800) 272-9959$
Fax: $1(800) 737-7018$

## National Semiconductor

Corporation
Brdin Road
Tel: $1(800) 272-995$
Fax: 1(800) 737-7018

## National Semiconductor Europe

Fax: (+49) 0-180-530 8586 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 8585 English Tel: (+49) 0-180-532 7832 Francais Tel: (+49) 0-180-532 9358 Italiano Tel: (+49) 0-180-534 1680

> National Semiconductor Hong Kong Ltd.
> 2501 Miramar Tower 1-23 Kimberley Road Tsimshatsui, Kowloon Hong Kong
> Tel: (852) 2737-1600
> Fax: (852) 2736-9960

## National Semiconductor

 Japan Ltd.Tel: 81-043-299-2309
Fax: 81-043-299-2408

