
#### **Advanced Information**

## CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112

T.46-07-07



**FUNCTIONAL DIAGRAM** 

## Dual "J-K" Flip-Flop with Set and Reset

CD54/74AC/ACT109 - Positive-Edge-Triggered (J, K) CD54/74AC/ACT112 - Negative-Edge-Triggered (J, K)

## Type Features:

- Buffered inputs
- Typical propagation delay:
- 4.8 ns @ Vcc = 5 V, TA = 25° C, CL = 50 pF

The RCA CD54/74AC109 and CD54/74AC112 and the CD54/74ACT109 and CD54/74ACT112 dual "J-K" flip-flops with set and reset use the RCA ADVANCED CMOS technology. These flip-flops have independent J, K (or K), Set, Reset, and Clock inputs and Q and Q outputs. The CD54/74AC/ACT112 changes state on the negative-going transition of the clock pulse. The CD54/74AC/ACT109 changes state on the positive-going transition of the clock. Set and Reset are accomplished asynchronously by lowlevel inputs.

The CD74AC/ACT109 and CD74AC/ACT112 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT109 and CD54AC/ACT112, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

#### **Family Features:**

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST\*/AS/S with significantly
- reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply ■ ± 24-mA output drive current
- - Fanout to 15 FAST\* ICs
  - Drives 50-ohm transmission lines

\*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

#### CD54/74AC/ACT109 TRUTH TABLE


		INPUTS			OUT	PUTS
ŝ	R	СР	J	ĸ	a	ā
L	Н	х	х	X	Н	L
н	Ł	Х	x	Х	L	Н
L	L	X	x	X	н,	H.
н	н	_/_	L	L.	L	н
H	н		н	Ļ	тов	GLE
н	Н		L	н	NO CH	IANGE
н	Н		н	н	Н	L
н	н	L	x	X	NO CH	ANGE

\*Unpredictable and unstable condition if both \$\overline{S}\$ and \$\overline{R}\$ go high simultaneously.

File Number 1967



## CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112



CD54/74AC/ACT112 **FUNCTIONAL DIAGRAM** 

## CD54/74AC/ACT112 TRUTH TABLE

		INPUTS			ОПТ	PUTS
š	R	ĈP	J	K	Q	ā
L	н	x	X	x	H-	L
Н	, . <b>L</b>	X	X.	X	L.	н
Ĺ	L	X	х	X	H	· H•
Н	H	7	L	L	NO CH	IANGE
н	H	٦_	H	L	н	L
Н	н	7_	L	н	L	. H
H	н	<i>-</i>	H	н	TOG	GLE
н	Н	н	X	X	NO CH	IANGE

\*Output states unpredictable if  $\overline{S}$  and  $\overline{R}$  go High simultaneously after both being Low at the same time. H = High steady state

L = Low steady state
X = Irrelevant

\_ = High-to-Low transition

= Low-to-High transition

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (Vcc)0.5 to 6	v
DC INPUT DIODE CURRENT, $I_{\rm IK}$ (for $V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC} + 0.5$ V)	Α
DC OUTPUT DIODE CURRENT, $l_{ok}$ (for $V_0 < -0.5 \text{ V}$ or $V_0 > V_{cc} + 0.5 \text{ V}$ )	Α
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, Io (for Vo > -0.5 V or Vo < Vcc + 0.5 V)	Α
DC Vcc or GROUND CURRENT (Icc or Igna)	,
POWER DISSIPATION PER PACKAGE (P₀):	
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE E)	Ν
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE E)	Ν
For $T_A = -55$ to $+70^{\circ}$ C (PACKAGE TYPE M)	Ν
For T <sub>A</sub> = +/0 to +125°C (PACKAGE TYPE M)	Ν
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )55 to +125°	C
STORAGE TEMPERATURE (T <sub>stg</sub> )65 to +150°	С
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s maximum	С
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only	С
*For up to 4 outputs per device: add ± 25 mA for each additional output	

## **RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	LIM	LIMITS		
	MIN.	MAX.	UNITS	
Supply-Voltage Range, V <sub>CC</sub> *: (For T <sub>A</sub> = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	V	
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>	0	Vcc	V	
Operating Temperature, TA	-55	+125	°C	
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0 0	50 20 10	ns/V ns/V ns/V	

<sup>&#</sup>x27;Unless otherwise specified, all voltages are referenced to ground.



## CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112

STATIC ELECTRICAL CHARACTERISTICS: AC Series


	<del></del>			[	·	AMBIENT	Г ТЕМРЕ	RATURE	(T <sub>A</sub> ) - ° (	- 70	]
CHARACTERISTI	cs	TEST CON	IDITIONS	Vcc	+:	25	-40 t	o +85	-55 to	+125	UNITS
		V, (V)	l <sub>o</sub> (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			1.5 3 5.5	1.2 2.1 3.85		1.2 2.1 3.85	<del>-</del>	1.2 2.1 3.85	- -	v
Low-Level Input Voltage	VIL			1.5 3 5.5	=	0.3 0.9 1.65	<u>-</u>	0.3 0.9 1.65	_ 	0.3 0.9 1.65	V
High-Level Output			-0.05	1.5	1.4	_	1.4	_	1.4	_	
Voltage	V <sub>он</sub>	ViH	-0.05	3	2.9	_	2.9		2.9		1
		or	-0.05	4.5	4.4	_	4.4	-	4.4	<del>-</del>	]
	V <sub>IL</sub>	-4	3	2.58		2.48	_	2.4	-	V	
			-24	4.5	3.94		3.8	_	3.7		] .
		#, * {	-75	5.5			3.85				]
•		<b>"</b> " }	-50	5.5	_				3.85	_	<u></u>
Low-Level Output			0.05	1.5		0.1		0.1		0.1	]
Voltage	Voc	ViH	0.05	3	_	0.1		0.1		0.1	
		or	0.05	4.5		0.1	_	0.1		0.1	
		VIL	12	3		0.36	_	0.44		0.5	<b>V</b>
			24	4.5		0.36		0.44		0.5	
		#, * {	75	5.5	<u> </u>		<u></u>	1.65			1
		(	50	5.5						1.65	
Input Leakage Current	l,	V <sub>cc</sub> or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
Quiescent Supply Current, FF	lcc	V <sub>cc</sub> or GND	0	5.5	_	4		40		80	μΑ

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize nower dissination.


power dissipation.
\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.



## **TERMINAL ASSIGNMENT DIAGRAMS**



CD54/74AC/ACT109



CD54/74AC/ACT112

. 121.



# CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112 STATIC ELECTRICAL CHARACTERISTICS: ACT Series

T-46-07-07

						AMBIEN'	TEMPE	RATURE	(T <sub>A</sub> ) - °(	С	
CHARACTERISTICS		TEST CONDITIONS		V <sub>cc</sub>	+	25	-40 to +85		-55 to +125		UNITS
		V, (V)	I <sub>o</sub> (mA)	(V)	MIN.	. MAX.	C. MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			4.5 to 5.5	2	-	2	_	2	-	٧
Low-Level Input Voltage	VıL			4.5 to 5.5	_	0.8	_	0.8	_	0.8	v
High-Level Output		ViH	-0.05	4.5	4.4	_	4.4		4.4	-	
Voltage	Vон	or V <sub>IL</sub>	-24	4.5	3.94	_	3.8	_	3.7	_	1
		#, * {	-75	5.5	_	-	3.85	-	_		V
		<u>", }</u>	-50	5.5					3.85		1
Low-Level Output		ViH	0.05	4.5	-	0.10	_	0.10		0.10	
Voltage	Vol	or V <sub>IL</sub>	24	4.5	_	0.36	-	0.44	_	0.50	v
		#, * {	75	5.5	_		_	1.65		_	1
		<b>"</b> '	50	5.5	_			_		1.65	
Input Leakage Current	ŧı	V <sub>cc</sub> or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
Quiescent Supply Current, FF	lcc	V <sub>∞</sub> or GND	0	5.5	_	4		40	_	80	μΑ
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	Δlcc	Ϋ <sub>cc</sub> -2.1		4.5 to 5.5	_	2.4	_	2.8		3	mA

<sup>#</sup>Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

#### **ACT INPUT LOADING TABLE**

INPUT	UNIT	OADS*
	109	112
J, CP, CP	1	1
κ		0.53
<b>⊼</b> `	0.53	_
<u>5,</u> ₹	0.58	0.58

\*Unit load is  $\Delta I_{CC}$  limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25° C.



# CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112 T-46-07-07

PREREQUISITE FOR SWITCHING: AC Series

						$\mathbf{c}$	
	. ]	· V			RATURE (T		J
CHARACTERISTICS	SYMBOL	V <sub>GC</sub> (V)	-40 to	+85	-55 to	+125	UNITS
	1	١٠/	MIN.	MAX.	MIN.	MAX.	
Maximum CP, (CP) Frequency		1.5	9	_	8	_	
109	fmax	3.3*	81	_	71	1 -	MHz
		5†	114	· -	100	-	
		1.5	9	_	8	-	l
112	f <sub>max</sub>	3.3	81	7	71	-	MHz
·		5	1.14		100		<u> </u>
CP, (CP) Pulse Width		1.5	55	-	63	<b>!</b> — .	1
	tw	3.3	6	_	7	i –	กร
· · · · · · · · · · · · · · · · · · ·		5	4.4		5	<u> </u>	<u> </u>
R, S Pulse Width		1.5	49	_	56	-	Į.
	tw -	3.3	5.5	_	6.3	-	ns
		5	3.9	<u> </u>	4.5		ļ
Setup Time		1.5	61	_	69	-	
J, K to CP	tsu	3.3	6.8	_	7.7	-	ns
109		5	4.8		5.5	ļ <u> </u>	ļ
		1.5	44	-	50	-	
J, K to CP	tsu	3.3	4.9	<b>-</b>	5.6	-	ns
112		5	3.5	L	4		ļ
Hold_Time		1.5	0	1 -	0	-	
J, K to CP	tн	3.3	0	_	0	-	ns
109		5	0	<del> </del>		<del></del>	
••••		1.5	0	-	0	_	1
J, K to CP	t <sub>H</sub>	3.3	0	1 -	0		ns
112		5	0	<del></del>	ļ <u>.</u>	<del>                                     </del>	<del> </del>
Removal Time	1.	1.5	27	_	31	-	
R, S to CP, (CP)	t <sub>REM</sub>	3.1	3.1	-	3.5 2.5	_	ns
	l	5	2.2		2.5		

\*3.3 V: min. is @ 3 V †5 V: min is @ 4.5 V

#### SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, CL = 50 pF

		V <sub>cc</sub> (V)	AMBI	ENT TEMPE	'A) - ° C		
CHARACTERISTICS	SYMBOL		-40 to +85		-55 to +125		UNITS
211111111111111111111111111111111111111		(V)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: CP, (CP) to Q, Q	tpi.h tphi.	1.5 3.3* 5†	- 3.7 2.7	117 13.1 9.4	3.6 2.6	129 14.4 10.3	ns
S, R to Q, Q	tech tehn	1.5 3.3 5	4.4 3.2	139 15.5 11.1	4.3 3.1	153 17.1 12.2	ns
Power Dissipation Capacitance	C <sub>PO</sub> §		56	Тур.	56	Тур.	ρF
Input Capacitance	Cí	-	T -	10	_	10	pF

\*3.3 V: min. is @ 3.6 V max. is @ 3 V

† 5 V: min. is @ 5.5 V max. is @ 4.5 V  $SC_{PD}$  is used to determine the dynamic power consumption, per flip-flop.  $P_0 = C_{PD}V_{cc}^2 f_i + \Sigma (C_LV_{cc}^2 f_o)$  where  $f_i = \text{input frequency}$   $f_o = \text{output frequency}$   $C_L = \text{output load capacitance}$   $V_{cc} = \text{supply voltage}$ .





HARRIS SEMICOND SECTOR

Technical Data \_

T-46-07-07

## CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112

PREREQUISITE FOR SWITCHING: ACT Series

				ENT TEMPE	RATURE (1	'∧) - °C		
CHARACTERISTICS	SYMBOL	V <sub>CC</sub> (V)	-40 t	-40 to +85		-55 to +125		
		(4)	MIN.	MAX.	MIN.	MAX.		
Maximum CP, (CP) Frequency 109	f <sub>mex</sub>	5*	114		100	-	MHz	
112		1	114		100	٠ –	<u> </u>	
CP, (CP) Pulse Width	tw	5	4,4	_	5		ns	
R, S Pulse Width	tw	5 ·	4.8		5.5		ns	
Setup Time J, K to CP (109)	tsu	5	4.8		5.5	_	ns	
J, K to CP (112)			3.5		4			
Hold Time J, K to CP (109)	t <sub>H</sub>	5	0	_	0		ns	
J, K to CP (112)	-	-	11		1	<u> </u>		
Removal Time R, S to CP, (CP)	t <sub>REM</sub>	5	2.2		2.5		ns	

<sup>\*5</sup> V: min. is @ 4.5 V

#### SWITCHING CHARACTERISTICS: ACT Series; t, t, = 3 ns, C, = 50 pF

	SYMBOL	V <sub>cc</sub> (V)	AMBII	-			
CHARACTERISTICS			-40 t	-40 to +85		-55 to +125	
Gannoramonos		(V)	MIN.	MAX.	MIN.	MIN. MAX.	
Propagation Delays_ CP, (CP) to Q, Q	tplH tpHL	5*	2.7	9.4	2.6	10.3	ns
S, R, to Q, Q	tplu tphi	5	3.2	11.1	3,1	12,2	ns
Power Dissipation Capacitance	C <sub>PD</sub> §		56	Тур.	56	Тур.	pF
Input Capacitance	Cı			10	_	10	ρF


<sup>\*5</sup> V: min. is @ 5.5 V max. is @ 4.5 V


C<sub>L</sub> = output load capacitance V<sub>CC</sub> = supply voltage.

## CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112

CD54/74AC/ACT109 Waveforms


T-46-07-07






Clock to output delays and clock pulse width.


Reset or Set prerequisite and propagation delays.




Data setup and hold times.

## CD54/74/AC/ACT112 Waveforms









50 pF 7 7

\*FOR AC SERIES ONLY: WHEN VCC = 1.5 V, RL = 1 k $\Omega$ 

Test circuit.


9205-42389

Propagation delay times, and setup and hold times.

	CD54/74AC	CD54/74ACT
Input Level	Vcc	3 V
Input Switching Voltage, Vs	0.5 V <sub>CC</sub>	1.5 V
Output Switching Voltage, Vs	0.5 V <sub>cc</sub>	0.5 V <sub>cc</sub>

## **Dual-In-Line Plastic Packages**

T-90-20



(E) Suffix (JEDEC MS-001-AC) 14-Lead Dual-in-Line Plastic Package

SYMBOL	IN	CHES	MILLIM	ETERS	
STMBUL	MIN.	MAX.	MIN.	MAX.	NOTES
A .	_	0.210	_	5.33	9
A <sub>1</sub>	0.015		0.39	_	9
A <sub>2</sub>	0.115	0.195	2.93	4.95	
В	0.014	0.022	0.358	0.558	
B <sub>1</sub>	0.045	0.070	1.15	1.77	3
C	0.008	0.015	0.204	0.381	1
D	0.725	0.795	18.42	20.19	4
D <sub>1</sub>	0.005	-	0.13	-	12
Ε	0.300	0.325	7.62	8.25	5
E <sub>1</sub>	0.240	0.280	6.10	7.11	6, 7
•	0.10	0 BSC	.2.54	BSC	8
*A	0.30	0 BSC	7.62 BSC		9
•в	-	0.430	_	10.92	10
-	0.115	0.160	2.93	4.06	9
L N		14	14	<u> </u>	11

92CS-39901

(E) Suffix (JEDEC MS-001-AA)
16-Lead Dual-in-Line Plastic Package

SYMBOL	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	NOTES
A	_ [	0.210	_	5.33	9
A	0.015	_	0.39	_	9
A <sub>2</sub>	0.115	0.195	2.93	4.95	
В	0.014	0.022	0.356	0.558	
81	0.045	0.070	1.15	1.77	3
С	0.008	0.015	0.204	0.381	
D	0.745	0.840	18.93	21.33	4
D <sub>1</sub>	0.005	_	0.13	_	12
E	0.300	0.325	7.52	8.25	5
Εį	0.240	0.280	6.10	7,11	6, 7
•	0.10	0 BSC	2.54	2.54 BSC	
*A	0.30	0 BSC	7.62 BSC		9
•8	-	0.430	-	10.92	10
L	0.115	0.160	2.93	4.06	9
N		16	10	8	11

92CS-39900

#### Notes:

- Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general Information concerning registered and standard outlines, in Section 2.2.
- Protrusions (flash) on the base plane surface shall not exceed 0.010 in. (0.25 mm).
- The dimension shown is for full leads. "Half" leads are optional at lead positions.

1, N,  $\frac{N}{2}$   $\frac{N}{2}$  +1.

- Dimension D does not include mold flash or protrusions.
   Mold flash or protrusions shall not exceed 0.010 in. (0.25 mm).
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- 6. Dimension E<sub>1</sub> does not include mold flash or protrusions.
- Package body and leads shall be symmetrical around center line shown in end view.
- Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within 0.010 in. (0.25 mm) diameter for dimension eg.
- eg is the dimension to the outside of the leads and is measured at the lead tips before the device is installed.
   Negative lead spread is not permitted.
- 11. N is the maximum number of lead positions.
- Dimension D<sub>1</sub> at the left end of the package must equal dimension D<sub>1</sub> at the right end of the package within 0.030 in. (0.76 mm).
- For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

## (E) Suffix (JEDEC MS-001-AE) 20-Lead Dual-in-Line Plastic Package


SYMBOL	IN	CHES	MILLIM	ETERS	
STMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
A	-	0.210	_	5.33	9
A <sub>1</sub>	0.015	_	0.39	_	9
A <sub>2</sub>	0.115	0.195	2.93	4.95	!
В	0.014	0.022	0.356	0.558	1
81	0.045	0.070	1.15	1.77	3 -
С	0.008	0.015	0.204	0.381	ļ
D	0.925	1.060	23.5	26.9	4
D <sub>1</sub>	0.005	_	0.13	_	12
E	0.300	0.325	7.62	8.25	. 5
E,	0.240	0.280	6.10	7.11	6, 7
•	0.10	0 BSC	2.54 BSC		8
*A	0.30	0 BSC	7.62 BSC		9
*B	-	0.430		10.92	10
L	0.115	0.160	2.93	4.06	9
N	· 	20	20		11

92CS-39997

\_Dimensional Outlines

## **Dual-In-Line Plastic Packages** T-90-20

(E) Suffix (JEDEC MS-001-AF) 24-Lead Dual-In-Line Plastic Package



BYMBOL IN		HES	MILLIMETERS		
STMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
A	-	0.210		5.33	9
A <sub>1</sub>	0.015	_	0.39	-	9
A <sub>2</sub>	0.115	0.195	2.93	4.95	1
В	0.014	0.022	0.356	0.558	1
B <sub>1</sub>	0.045	0.070	1.15	1.77	3
c	0.008	0.015	0.204	0.381	1
D	1.125	1.275	28.6	32.3	4
D <sub>1</sub>	0.005		0.13	-	12
E	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6, 7
•	0.10	0 BSC	2.54	BSC	8
*A	0.30	0 BSC	7.62	BSC	9
<b>*</b> B	-	0.430	-	10.92	- 10
L	0.115	0.160	2.93	4.06	9
N	·	24	2	4	11

92CS-39943

#### Notes

- Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Soild State Products, for rules and general information concerning registered and standard outlines, in Section 2.2.
- Protrusions (flash) on the base plane surface shall not exceed 0.010 in. (0.25 mm).
- The dimension shown is for full leads. "Hait" leads are optional at lead positions

1, N, 
$$\frac{N}{2}$$
  $\frac{N}{2}$  +1.

- Dimension D does not include mold flash or protrusions.
   Mold flash or protrusions shall not exceed 0.010 in. (0.25 mm).
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- 6. Dimension E<sub>1</sub> does not include mold flash or protrusions.
- 7. Package body and leads shall be symmetrical around


center line shown in end view.

- Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- This is a basic installed dimension, Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within 0.010 in. (0.25 mm) diameter for dimension e<sub>A</sub>.
- eg is the dimension to the outside of the leads and is measured at the lead tips before the device is installed.
   Negative lead spread is not permitted.
- 11. N is the maximum number of lead positions.
- Dimension D<sub>1</sub> at the left end of the package must equal dimension D<sub>1</sub> at the right end of the package within 0.030 in. (0.76 mm).
- For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.





## **Dual-In-Line Small-Outline Plastic Packages**



M Suffix (JEDEC MS-012AB)

14-Lead Dual-In-Line Small-Outline (SO) Package

BYMBOL	INC	HES	MILLIM	ETERS	NOTES
DIMBUL	MIN.	MAX.	MIN.	MAX.	HOIES
A	0.0532	0.0688	1.35	1.75	
A <sub>1</sub>	0.0040	0.0098	0.10	0.25	
8	0.0138	0.020	0.35	0.508	
С	0.0075	0.0098	0.19	0.25	1
D	0.3367	0.3444	8.55	8.75	4
E	0.1497	0.1574	3.80	4.00	4
•	0.05	0 BSC	1.27 BSC		İ
н	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N		14	14		7
α	00	8°	0°	8°	1

Notes: 1, 2, 3, 8, 9

92CS-38924R2

## M Suffix (JEDEC MS-013AC) 20-Lead Dual-In-Line Small-Outline (SO) Package

SYMBOL	INCHES		INCHES MILLIMETERS		NOTES
MIN.	. MAX. MIN. MAX.	MAX.	HOIES		
A	0.0926	0.1043	2.35	2.65	
A <sub>1</sub>	0.0040	0.0118	0.10	0.30	l
В	0.0138	0.020	0.35	0.508	
С	0.0091	0.0125	0.23	0.32	
D	0.4961	0.5118	12.60	13.00	4
E	0.2914	0.2992	7.40	7.60	4
•	0.05	0 BSC	1.27 BSC		1
н	0.394	0.419	10.00	10.55	1
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	20		2	Q	7
œ	0°	8°	0*	8°	1

Notes: 1, 2, 3, 8, 9

92CS-38926R2

## NOTES:

T-90-20

- 1. Refer to applicable symbol list.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. "D" is a reference datum.
- "A" and "B" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (0.006 in.).
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Controlling dimensions: MILLIMÉTERS.

#### M Suffix (JEDEC MS-012AC)

16-Lead Dual-In-Line Small-Outline (SO) Package

BYMBOL	INCHES		INCHES MILLIMETERS		NOTES
DIMBUL	MIN.	MAX.	MIN.	MAX.	MOTES
A	0.0532	0.0688	1.35	1.75	
A <sub>1</sub>	0.0040	0.0098	0.10	0.25	1
В	0.0138	0.020	0.35	0.508	
С	0.0075	0.0098	0.19	0.25	•
D	0.3859	0.3937	9.80	10.00	4
E	0.1497	0.1574	3.80	4.00	4
•	0.05	0 BSC	1.27 BSC		
н	0.2284	0.2440	5.80	6.20	1
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N		16	16		7 :
α	0°	5°	0°	80	

Notes: 1, 2, 3, 8, 9

92CS-38925R2

## M Suffix (JEDEC MS-013AD)

#### 24-Lead Dual-In-Line Small-Outline (SO) Package

SYMBOL	INC	INCHES		MILLIMETERS	
SIMBUL	MIN.	MAX.	MIN.	MAX.	NOTES
A	0.0926	0.1043	2.35	2.65	
A <sub>1</sub> .	0.0040	0.0118	0.10	0.30	1
В	0.0138	0.020	0.35	0.508	1
С	0.0091	0.0125	0.23	0.32	
D	0.5985	0.6141	15.20	15.60	4
E	0.2914	0.2992	7.40	7.80	4
•	0.050 BSC		1.27 BSC		1
н	0.394	0.419	10.00	10.65	1
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	24		2	4	7
α	ا مو ا	go i	0*	a•	1

Notes: 1, 2, 3, 8, 9

92CS-39037R2

