CMOS Dual 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

The RCA-CD4013B consists of two identical, independent data-type flip-flops. Each flipflop has independent data, set, reset, and clock inputs and Q and Q outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

The CO4013B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

Features:


- Set-Reset capability
- Static flip-flop operation retains state indefinitely with clock level either "high" or "low"
- Medium-speed operation 16 MHz (typ.) clock toggle rate at 10V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μ A at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range): 1 V at V_{DD}=5 V

2 V at V_{DD}=10 V 2.5 V at V_{DD}=15 V

- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

Registers, counters, control circuits







Fig. 1 - Typical output low (sink)






Fig. 3 - Typical output high (source)

RECOMMENDED OPERATING CONDITIONS

At $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | V _{DD} | LI | UNITS | | |
|--|-----------------|----------|-------|-----|--|
| CHARACTERISTIC | (V) | MIN. | MAX. | | |
| Supply-Voltage Range (For T _A = Full Package Temperature Range) | _ | 3 | 18 | V | |
| | 5 | 40 | - | | |
| Data Setup Time t _S | 10 | 20 | - | ns | |
| | 15 | 15 | - | | |
| | 5 | 140 | | | |
| Clock Pulse Width t _W | 10 | 60 | - | ns | |
| | 15 | 40 | | | |
| Clock input Frequency f _{CL} | 5 | | 3.5 | | |
| | 10 | de | 8 | MHz | |
| | 15 | | 12 | | |
| Clock Rise or Fall Time | 5 | <u> </u> | 70 | | |
| | 10 | _ | 6 | μς | |
| | 15 | | 2 | | |
| Set or Reset Pulse Width | 5 | 180 | _ | | |
| | 10 | 80 | _ | ns | |
| | 15 | 50 | _ | | |

^{*} If more than one unit is cascaded in a parallel clocked operation, t_cCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.

STATIC ELECTRICAL CHARACTERISTICS

| CHARAC- TERISTIC | | IDIT I O | | LIMITS AT INDICATED TEMPERATURES (°C) Values at -55,+25,+125 Apply to D,F,K,H Pkgs. Values at -40,+25,+85 Apply to E Pkgs. | | | | | | | UNITS |
|---|----------------|---------------------|-----|--|-----------------|-------|-------------|-------------|-------------------|--------------|-------------|
| | v _o | VIN | VDD | | |] | | | +25 | |] |
| <u> </u> | (V) | (V) | (V) | 55 | -4 0 | +85 | +125 | Min. | Тур. | Max. | .] |
| Quiescent | | 0,5 | 5 | 1 | 1 | 30 | 30 | | 0.02 | 1 | |
| Device | | 0,10 | | 2 | 2 | 60 | 60 | T - | 0.02 | 2 | 1 . |
| Current | | 0,15 | | 4 | 4 | 120 | 120 | T = | 0.02 | 4 | μΑ |
| [↓] DD Max. | | 0,20 | 20 | 20 | 20 | 600 | 60 0 | | 0.04 | 20 | İ |
| Output Low | | | | | | 1 | | | | † | |
| (Sink) | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 1 | _ | i |
| Current, | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | <u> </u> | 1 |
| ¹o∟ Min. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | | ĺ |
| Output High | 4.6 | 0.5 | 5 | 0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | | mA |
| (Source) | 2.5 | 0,5 | 5 | 2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | | |
| Current, | 9.5 | 9,10 | 10 | -1.6 | ~1.5 | -1.1 | -0.9 | -1.3 | -2.6 | | |
| OH Min. | 13.5 | 0,15 | 15 | -4.2 | 4 | -2.8 | -2.4 | -3.4 | -6.8 | - | |
| Output Volt- | | | | | | | | | _ | 1 | |
| age: | _ | 0,5 | 5 | | 0.0 | 15 | | | lo | 0.05 | |
| Low-Level, | | 0,10 | 10 | - | 0.0 |)5 | | _ | 0 | 0.05 | |
| VOL Max. | _ | 0,15 | 15 | | 0.0 |)5 | _ | _ | 0 | 0.05 | |
| Output Volt- | † | \vdash | | | | | | | - | ┞╸┈┦ | ν |
| age; | _ | 0,5 | 5 | | 4.9 | 15 | | 4.95 | 5 |] | |
| High-Level, | | 0,10 | 10 | | 9.9 | | | 9.95 | 10 | ┝┈┤ | |
| VOH Min. | _ | 0,15 | 15 | | 14. | 95 | | 14.95 | 15 | | |
| Input Low | 0.5,4.5 | _ | 5 | | 1.9 | 5 | | | - | 1.5 | |
| Voltage, | 1,9 | | 10 | | 3 | | | _ | - | 3 | ł |
| V _{IL.} Max. | 1.5,13.5 | - | 15 | | 4 | | | | | 4 | |
| Input High | 0.5,4.5 | | 5 | 3.5 7 11 | | | 3.5 | | | v | |
| Voltage, | 1,9 | _ | 10 | | | | 7 | | | | |
| VIH Min. | 1.5,13.5 | | 15 | | | | 11 | | _ | ĺ | |
| Input Current, I _{IN} Max. | - | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | - | ±10 ⁻⁵ | ±0.1 | μА |




Fig. 7 — Logic diagram and truth table for CD40138 fone of two identical flip-flops).




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay time vs. load capacitance (CLOCK or SET to Q,CLOCK or RESET to \(\overline{O}\)).




Fig. 6 — Typical propagation delay time vs. load capacitance (SET to \overline{Q} or RESET to Q,




Fig. 8 — Typical maximum clock frequency vs. supply voltage.

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) -0.5 to +20 V (Voltages referenced to VSS Terminal) -0.5 to V_{DO} +0.5 V INPUT VOLTAGE RANGE, ALL INPUTS ±10 mA DC INPUT CURRENT, ANY ONE INPUT POWER DISSIPATION PER PACKAGE (PD): For TA = -40 to +60°C (PACKAGE TYPE E) For TA = +60 to +85°C (PACKAGE TYPE E) 500 mW Derate Linearly at 12 mW/°C to 200 mW For TA = 55 to $+100^{\circ}$ C (PACKAGE TYPES D. F. K) . For TA = +100 to $+125^{\circ}$ C (PACKAGE TYPES D. F, K) . 500 mW Derate Linearly at 12 mW/°C to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW OPERATING-TEMPERATURE RANGE (TA): -55 to +125°C PACKAGE TYPES D, F, K, H -40 to +85°C PACKAGE TYPE & -65 to +150°C STORAGE TEMPERATURE RANGE (Tstg) LEAD TEMPERATURE (DURING SOLDERING): +265°C At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. .

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$; Input t_F , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k\$2

| | TEST CONDITIONS | | LIMITS | | | |
|---|--------------------|---------------------|----------------|-----|-----|----------|
| CHARACTERISTIC | | V _{DD} (v) | MIN. TYP. MAX. | | | UNITS |
| | | 5 | | 150 | 300 | |
| Propagation Delay Time: Clock to Q or Q Outputs | | | _ | 65 | 130 | ns |
| TPHL, TPLH | | 10 | _ | 45 | 90 | 113 |
| PHL PLI | ——-∤ | 15 | | | 300 | |
| Set to ① or Reset to ○ t _{PLH} | | 5 | | 150 | 130 | ns |
| | | 10 | - | 65 | 90 | 115 |
| | | 15 | | 45 | | |
| Set to Q or Reset to Q t _{PHL} | | 5 | _ | 200 | 400 | |
| | | 10 | - | 85 | 170 | ns |
| | | 15 | _ | 60 | 120 | <u> </u> |
| Transition Time t _{THL} , t _{TLH} | | 5 | - | 100 | 200 | |
| | l | 10 | - | 50 | 100 | ns. |
| | | 15 | | 40 | 80 | |
| Maximum Clock Input Frequency Frequency * fCL | | 5 | 3.5 | 7 | - | |
| | | 10 | 8 | 16 |] - | MHz |
| , redocate, ICL | | 15 | 12 | 24 | | |
| | | 5 | - | 70 | 140 | |
| Minimum Clock Pulse Width tw | | 10 | - | 30 | 60 | ns |
| | | 15 | - | 20 | 40 | |
| | | 5 | T - | 90 | 180 | |
| Minimum Set or Reset Pulse | | 10 | - | 40 | 80 | ns |
| Width t _W | _ | 15 | _ | 25 | 50 | |
| | | 5 | _ | 20 | 40 | |
| Minimum Data Setup Time t _S | | 10 | - | 10 | 20 | nş |
| in in its and | | 15 | _ | 7 | 15 | <u>l</u> |
| | · <u> </u> | 5 | T - | 1 - | 70 | |
| Clock Input Rise or Fall Time | | 10 | - | _ | 6 | με |
| trCL, tfCL | | 15 | - | _ | 2 | |
| Input Capacitance CIN | Any Input | | T - | 5 | 7.5 | ρF |






Fig. 9 — Typical power dissipation vs. frequency.

TEST CIRCUITS




Fig. 10 - Quiescent device current,




Fig. 11 - Input voltage.





Fig. 12 - Input current.



TERMINAL ASSIGNMENT





Fig. 13—Dynamic power dissipation test circuit.

DIMENSIONS AND PAD LAYOUT FOR CD4013BH



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, {\rm inch})$.

The photographs and dimensions of each CMOS chip represent a chip when it is pert of the water. When the water is separated into individual chips, the angle of clearage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mills to +16 mills applicable to the nominal dimensions shown.