


5-75

RES 003925 ORIG

Linear Integrated Circuits
Monolithic Silicon
CA080, CA081, CA082,
CA083, CA084 Types

T-3925



BiMOS Operational Amplifiers

With MOS/FET Input, Composite Bipolar/MOS Output

Single Amplifier: CA080, CA081 Dual Amplifier: CA082, CA083 Quad Amplifier: CA084

Features:

- Very low input bias and offset currents
- Input impedance typically 1.5 x 10¹² Ω
- Low input offset voltage
- Wide common-mode input voltage range
- Low power consumption
- Fast slew rate
- Unity-gain bandwidth = 5 MHz (typ.)
- Wide output voltage swing

The RCA-CA080, CA081, CA082, CA083, and CA084 BiMOS operational amplifiers combine the advantages of MOS and bipolar transistors on the same monolithic chip. The gate-protected MOS/FET (PMOS) input transistors provide high input impedance and a wide common-mode input voltage range. The bipolar and MOS output transistors allow a wide output voltage swing and provide a high output current capability.

Package Selection Chart

	Package Type & Suffix							
Type No.	8L TO-5	DIL-CAN	Mini-DIP	14L DIP				
CA080	Т	S	E					
CA080A	Т	S	E					
CA080B			E					
CA080C	Т	S						
CA081	Τ	S	E					
CA081A	Т	S	E					
CA081B			E					
CA081C	Т	S						
CA082	Т	S	E					
CA082A	Т	S	E					
CA082B			E					
CA082C	T	S						
CA083				E				
CA083A				E				
CA083B				E				
CA084				E				
CA084A				E				
CA084B				E				

- Low distortion
- Continuous short circuit protection
- Direct replacement for industry type TL080 series in most applications

Applications:

- Inverters
- High-Q notch filters
- IC preamplifiers
- Unity Gain Absolute Value Amplifiers
- Sample and hold amplifiers
- Active filters

The CA080 is externally phase-compensated, and the CA081, CA082, CA083, and CA084 are internally phase-compensated. All types except the CA082 have provisions for external offset nulling.

The CA080, CA081, CA082, CA083, and CA084 are available in chip form (H Suffix).

Operating Temperature Ranges:

-55 to +125° C	0 to +70° C
CA080T, CA080S	CA080CT, CA080CS
CA080AT, CA080AS	CA080BE
CA081T, CA081S	CA081CT, CA081CS
CA081AT, CA081AS	CA081BE
CA082T, CA082S	CA082CT, CA082CS
CA082AT, CA082AS	CA082BE
	CA083BE, CA083AE
	CA083BE
	CA084, CA084AE
	CA084BE

MAXIMUM RATINGS, Absolute Maximum Values:

DC SUPPLY VOLTAGE V±	1 mA
At Ta = 25°C: E Suffix	
Derating Factors: Mini-DIP	Derate linearly at 6.67 mW/°C above 56°C Derate linearly at 6.67 mW/°C above 56°C
AMBIENT TEMPERATURE RANGE: CT, CS, E, Suffixes T, S, Suffixes STORAGE TEMPERATURE RANGE, ALL TYPES LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 (1.59 ± 0.79 mm) from case for 10 seconds max.	

^{*} The output may be shorted to ground or either supply if the maximum temperature and dissipation ratings are observed.




Fig. 1 - Schematic diagram of the CA080, CA081, CA082, CA083, and CA084.


PHASE COMP () 8 OFFSET NULL

INPUT @

v-@

NON -INV.

Texas Instruments-to-RCA Package Suffix Cross Reference Chart



E Suffix

TYPICAL OPERATING CHARACTERISTICS at V ± = 15 V, TA = 25°C

	A = 12 A' IM - = 0		
CHARACTERISTIC	TEST CONDITIONS	VALUE	UNITS
Siew Rate at	V _I = 10 V, R _L = 2 kΩ, C _L = 100 pF, AVD = 1	13	V/μs
Unity Gain, SR Rise Time, t _r	$V_{\parallel} = 10 \text{ V, RL} = 2 \text{ k}\Omega,$	0.1	μs
Overshoot Factor	$C_L = 100 pF, AVD = 1$	10	%
Equivalent Input Noise Voltage, e _n	R _S = 100 Ω, f = 1 kHz	40	nV/√Hz

ELECTRICAL CHARACTERISTICS at TA = 25° C and TA = -55 to $+125^{\circ}$ C for types supplied in TO-5 style packages (T, S Suffixes). V + = ± 15 V

This does not include CA080C, CA081C, or CA082C. These types are supplied in TO-5 packages, but they are specified over the range of 0 to 70°C, and their limits are the same as those for the CA080, CA081, CA082, and CA083 in plastic packages over the range 0 to 70°C.

						LIM				UNUTE
CHARACTERISTIC	TEST CONDITIONS —55 to +125°C ¬		CA	A080T, S CA080AT, S A081T, S CA081AT, S A082T, S CA082AT, S				,s	UNITS	
	+ 25°C —	1	•	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset	$R_S = 50\Omega$	×	×	_	3	6 9	=	2	<u>3</u>	m۷
Voltage, V _{IO} Temperature Coefficient of Input Offset	$R_S = 50 \Omega$		<u>^</u>	_	10			10		μV/°C
Voltage, ∝V _{IO}		\mathbf{x}		+= +	5	20	_	5	20	pΑ
Input Offset		~	X	 _ 		4	_		2	nA
Current, I _{IO}		X	- -	+=-	15	40	T	15	40	рA
Input		<u> </u>	X	 		10		_	5	nA
Current Common-Mode Input		X	Î	± 12		-	±12	_	_	V
Voltage Range, VICR	5 4040	×	-	24	27		24	27	T =	
Maximum Output	$R_L = 10 \text{ k}\Omega$	^-	X	24		 	24	-	=	↑ v
Voltage Swing,	RL≥10 kΩ	<u> </u>	-		- 04	 	20	24	 	┪
VOP-P	R _L ≥ 2 kΩ	<u> </u>	×	20	24	 -	50	200	+	
Large-Signal Differen-	R _L ≥2 kΩ,	×	1_	50	200	↓ _	- 	1-200	1	- V/m∨
tial Voltage Gain, AVD	$V_0 = \pm 10V$	_	X	25	 		25	5	┼┈	MHz
Unity-Gain Bandwidth		X	_		5	 -	 		+	ΤΩ
Input Resistance, RI		X		 -	1.5	↓ =	+=	1.5	+-	
Common-Mode Rejection Ratio, CMRR	R _S ≤10 kΩ	x		80	86		80	86	<u> </u>	dB
Power Supply Rejection Ratio, PSRR (△V+/±△V(O)	R _S ≤10 kΩ	×		80	86		80	86	-	dB
Supply Current, I + (per amp., CA082, CA083)	No load, No Signal	×			1.4	2.8	-	1.4	2.8	m A
Channel Separation, V ₀₁ /V ₀₂ (between amps.,CA082, CA083)	AVD = 100	×		-	120	_	_	120		dE

ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $T_A = 0$ to $+70^{\circ}C$ for types supplied in plastic dual-in-line packages (E Suffix). $V^+ = \pm 15 \text{ V}$

			LIMITS							
CHARACTERISTIC	0 to 70°C + 25°C		ONS	CA080BE CA081BE CA082BE CA083BE CA084BE		CA080AE CA081AE CA082AE CA083AE CA084AE			UNITS	
		T	1	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset Voltage, VIO	Rs = 50Ω	Х	X	1 1	2	3	_	3	6 (7.5)	m∨
Temperature Coeffi- cient of Input Offset Voltage, ∝V _{1O}	Rs = 50 Ω		×	-	10	_	_	10	-	μV/°C
Input Offset		X		_	5	10		5	20	pΑ
Current, I _{IO}			X	_		0.4			0.6	nA
Input		×			15	(39)		15	40	pΑ
Current		<u> </u>	X	_	_	0.7			1	nA
Common-Mode Input Voltage Range, VICR		Х		± 12	-	_	± 12		_	٧
Maximum Output	RL = 10 kΩ	X		24	27	_	24	27	_	
Voltage Swing,	RL≥10 kΩ		X	24		_	24		_] v
VOP-P	RL ≥ 2 kΩ		Х	20	24	_	20	24	-	
Large-Signal Differen-	RL ≱2 kΩ,	X		50	200		50	200	<u> </u>	V/mV
tial Voltage Gain, AvD	$V_0 = \pm 10V$		X	_	_	_	-	_		
Unity-Gain Bandwidth		Х		_	5	_	_	5	_	MHz
Input Resistance, R _I		Х		_	1.5			1.5		TΩ
Common-Mode Rejection Ratio, CMRR	R _S ≤10 kΩ	х		80	86	_	80	86		dB
Power Supply Rejection Ratio, PSRR (△V+/±△VIO)	R _S ≼ 10 kΩ	×		80	86	_	80	86	_	dB
Supply Current, I + (per amp., CA082, CA083, CA084)	No load, No Signal	×		_	1.4	2.8	_	1.4	2.8	mA
Channel Separation, V ₀₁ /V ₀₂ (between amps.,CA082, CA083)	AVD = 100	×		_	120	_	_	120	_	dB

ELECTRICAL CHARACTERISTICS at TA = 25°C, TA = 0 to 70°C for types supplied in plastic dual-in-line packages (E Suffix). V + = \pm 15 V

The limits for the CA080C, CA081C, and CA082C in TO-5 packages are the same as those for the types in this chart.

CHARACTERISTIC	TEST CONDITIO	TEST CONDITIONS					UNITS
	0 to 70°C			C			
	+ 25°C	C					
	+25°C		11		A084E		
l			▼	Min.	Тур.	Max.	
Input Offset	R _S = 50Ω	X			5	15	mv
Voltage, VIO			X			(20)]
Temperature Coeffi-			1]		
cient of Input Offset	$R_S = 50 \Omega$		X	-	10	—	μV/ºC
Voltage, ∝V _{IO}			<u> </u>		<u> </u>	<u>L</u>	
Input Offset		X		—	5	30	₽Α
Current, I _{IO}			X		_	1	nA
Input		X		_	15	(50)	pΑ
Current			X		_	2	nΑ
Common-Mode Input		X		± 10			V
Voltage Range, VICR							"
Maximum Output	R _L = 10 kΩ	X		24	27	_	
Voltage Swing,	R _L ≥ 10 kΩ		X	24	_		v
VOP-P	R _L ≥ 2 kΩ		X	20	24	_	
Large-Signal Differen-	R _L ≥ 2 kΩ,	Х		25	200	_	
tial Voltage Gain, AVD	$V_0 = \pm 10V$		х	_	_	_	V/mV
Unity-Gain Bandwidth		Х		_	5	_	MHz
Input Resistance, RI		Х		_	1.5	_	TΩ
Common-Mode	R _S ≤ 10 kΩ	Х		70	76		dB
Rejection Ratio, CMRR	1.0 1.0 1.2	^_			70		ab
Power Supply Rejec-							
tion Ratio, PSRR	R _S ≤ 10 kΩ	×		70	76	_	dB
(ΔV+/±ΔV _{IO})						1	1
Supply Current, I+	No load,	х		_	1.4	2.8	mA
(per amp., CA082,	No Signal			ļ	'7	2.0	"""
CA083)							1
Channel Separation,							
V ₀₁ /V ₀₂ (between	AVD = 100	X		-	120		dB
amps., CA082, CA083)				- 1			




Fig. 3 - Noise voltage as a function of frequency.




Fig. 5 - Output voltage as a function of frequency.




Fig. 7 - Output voltage as a function of ambient temperature.




Fig. 9 - Output voltage as a function of supply voltage.




Fig. 4 - Output voltage as a function of frequency.




Fig. 6 - Output voltage as a function of frequency.




Fig. 8 - Output voltage as a function of load resistance.




Fig. 10 - Differential voltage amplification as a function of ambient temperature.




Fig. 11 - Differential voltage amplification as a function of frequency.




Fig. 13 - Supply current as a function of ambient temperature.




Fig. 15 - Input bias current as a function of ambient temperature.




Fig. 17 - Output voltage as a function of elapsed time.




Fig. 12 - Total power dissipation as a function of ambient temperature.




Fig. 14 - Supply current as a function of supply voltage.




Fig. 16 - Voltage follower large-signal pulse response.




Fig. 18 – Total harmonic distortion as a function of frequency.




Fig. 19 - Unity-gain amplifier.




Fig. 20 - 10X inverting amplifier.




Fig. 21 - Input-offset voltage null circuits.




Fig. 22 - IC preamplifier.




Fig. 23 - Unity-gain absolute-value amplifier.

Fig. 24 - Inverting amplifier with single-pole compensation and offset adjustment.




Fig. 25 - High Q notch filter.




Fig. 26 - Basic current amplifier for low-current measurement systems.

CURRENT AMPLIFIER

The low input-terminal current needed to drive the CA081 makes it ideal for use in current-amplifier applications such as the one shown in Fig.26. In this circuit, low current is supplied at the input potential as the power supply to load resistor R_L. This load current is increased by the multiplication factor R2/R1, when the load current is monitored by the power supply meter M. Thus, if the load current is 100 nA, with values shown, the load current presented to the supply will be $100~\mu$ A; a much easier current to measure in many systems.


Note that the input and output voltages are transferred at the same potential and only the output current is multiplied by the scale factor.

The dotted components show a method of decoupling the circuit from the effects of high output-load capacitance and the potential oscillation in this situation. Essentially, the necessary high-frequency feedback is provided by the capacitor with the dotted series resistor providing load decoupling.

DIMENSIONAL OUTLINES

14-LEAD DUAL-IN-LINE PLASTIC PACKAGE






	1 1010			T		
SYMBOL		HES	NOTE	MILLIMETERS		
	MIN.	MAX.	1.0	MIN.	MAX.	
Α	0.155	0.200	1	3.94	5.08	
A ₁	0.020	0.050		0.508	1.27	
В	0.014	0.020		0.356	0.508	
В1	0.035	0.065		0.889	1.65	
С	0.008	0.012	1	0.203	0.304	
D	0.370	0.400	1	9.40	10.16	
E	0.300	0.325		7.62	8.25	
E ₁	0.240	0.260		6.10	6.60	
e ₁	0.	100 TP	2	2.54 TP		
eA	0.:	300 TP	2, 3	7.62 TP		
L	0.125	0.150		3.18	3.81	
L ₂	0.000	0.030		0.000	0.762	
a	0°	15°	4	0°	15°	
N	1	3	5		R	
N ₁)	6		0	
Q ₁	0.040	0.075		1.02	1.90	
S	0.015	0.060		0.381	1.52	

NOTES:

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. eA applies in zone L2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N₁ is the quantity of allowable missing leads.

92CS-24026 RI



SYMBOL	INC	HES	NOTE	MILLIMETERS		
TIMOUL	MIN.	MAX.	NOIE	MIN.	MAX.	
A	_	0.210	2	_	5.33	
A ₁	0.015	l –	2	0.39		
A ₂	0.115	0.195		2.93	4.95	
В	0.014	0.022		0.356	0.558	
B ₁	0.045	0.070	3	1.15	1.77	
С	0.008	0.015	1	0.204	0.381	
D	0.725	0.795		18.42	20.19	
D ₂	0.005	-		0.13		
E	0.300	0.325	9	7.62	8.25	
E ₁	0.240	0.280		6.10	7.11	
e ₁	0.090	0.110	4, 6	2.29	2.79	
eA	0.30	0 TP	4, 5	7.6	2 TP	
eв		0.410		_ !	10.41	
L	0.115	0.150	2	2.93	3.81	
N	1	4	7	14		
S	_	-	8		_	

92CM-34833RI

NOTES:

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.


- When this device is suppled solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
- This dimension shall be measured with the device seated in the seating plane gauge.
- 3. The dimension shown is for full leads. "Half" leads are optional at lead positions

1, N,
$$\frac{N}{2}$$
, $\frac{N}{2}$ + 1.

- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 5. eA applies in zone L2 when unit installed.
- Lead spacing e1 shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards, or sockets.
- 7. N is the maximum quantity of lead positions.
- 8. Dimension S at the left end of the package must equal dimension S at the right end of the package within .76 mm (.030 in.).
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).


DIMENSIONAL OUTLINES (cont'd)

S Suffix **8-LEAD TO-5 STYLE** WITH DUAL-IN-LINE FORMED LEADS (DIL-CAN)



92CS-20296R3

T Suffix 8-LEAD TO-5 STYLE JEDEC MO-002-AL



92CS-1943IR2

	INC	HES		MILLIN	RETERS
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
a	0.20	OO TP	2	5.8	TP
Α1	0.010	0.050		0.26	1.27
A ₂	0.165	0.185		4.20	4.69
ø₿	0.016	0.019	3	0.407	0.482
ØB₁	0.125	0 160		3.18	4.06
ψB ₂	0.016	0.021	3	0.407	0.533
ψD	0.335	0.370	1	8.51	9.39
υD ₁	0.305	0 335		7.75	8.50
F1	0.020	0.040		0.51	1.01
1	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L ₁	0.000	0.050	3	0.00	1.27
L ₂	0.250	0 500	3	6.4	12.7
L ₃	0.500	0.562	3	12.7	14.27
•	450	TP		45	TP
N		8	6	1	8
N ₁		3	5	I	3

NOTES

- Refer to JEDEC Publication No 95 for Rules for Dimensioning Axial Lead Product Outlines
- Leads at gauge plane within $0.007\%\,(0.178\,mm)$ radium of True Position (TP) at maximum material condition
- 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L₁ and beyond 0.500" (12.70 mm)
- Measure from Max &D
- N1 is the quantity of allowable missing leads
- N is the maximum quantity of lead positions

When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices," Form No. 1CE-402, available on request from RCA Solid State Division, Box 3200, Somerville, N.J. 08876.



Brussels ● Buenos Aires ● Hamburg ● Madrid ● Mexico City ● Milan Montreal • Paris • Sao Paulo • Somerville NJ • Stockholm Sunbury-on-Thames • Taipei • Tokyo