RCA
Solid State
Division

S-75 RES ORIG
003925
T-3925 RCA

Linear Integrated Circuits
Monolithic Silicon
CA080, CA081, CA082, CA083, CA084 Types



BiMOS Operational Amplifiers

With MOS/FET Input, Composite Bipolar/MOS Output

Single Amplifier: CA080, CA081
Dual Amplifier: CA082, CA083
Quad Amplifier: CA084

Features:

- *Very low input bias and offset currents*
- *Input impedance typically 1.5 x 10^{12} Ω*
- *Low input offset voltage*
- *Wide common-mode input voltage range*
- *Low power consumption*
- *Fast slew rate*
- *Unity-gain bandwidth = 5 MHz (typ.)*
- *Wide output voltage swing*
- *Low distortion*
- *Continuous short circuit protection*
- *Direct replacement for industry type TL080 series in most applications*

The RCA-CA080, CA081, CA082, CA083, and CA084 BiMOS operational amplifiers combine the advantages of MOS and bipolar transistors on the same monolithic chip. The gate-protected MOS/FET (PMOS) input transistors provide high input impedance and a wide common-mode input voltage range. The bipolar and MOS output transistors allow a wide output voltage swing and provide a high output current capability.

Package Selection Chart

Type No.	Package Type & Suffix			
	8L TO-5	DIL-CAN	Mini-DIP	14L DIP
CA080	T	S	E	
CA080A	T	S	E	
CA080B			E	
CA080C	T	S		
CA081	T	S	E	
CA081A	T	S	E	
CA081B			E	
CA081C	T	S		
CA082	T	S	E	
CA082A	T	S	E	
CA082B			E	
CA082C	T	S		
CA083				E
CA083A				E
CA083B				E
CA084				E
CA084A				E
CA084B				E

Applications:

- *Inverters*
- *High-Q notch filters*
- *IC preamplifiers*
- *Unity Gain Absolute Value Amplifiers*
- *Sample and hold amplifiers*
- *Active filters*

The CA080 is externally phase-compensated, and the CA081, CA082, CA083, and CA084 are internally phase-compensated. All types except the CA082 have provisions for external offset nulling.

The CA080, CA081, CA082, CA083, and CA084 are available in chip form (H Suffix).

Operating Temperature Ranges:

-55 to +125°C	0 to +70°C
CA080T, CA080S	CA080CT, CA080CS
CA080AT, CA080AS	CA080BE
CA081T, CA081S	CA081CT, CA081CS
CA081AT, CA081AS	CA081BE
CA082T, CA082S	CA082CT, CA082CS
CA082AT, CA082AS	CA082BE
	CA083BE, CA083AE
	CA083BE
	CA084, CA084AE
	CA084BE

Printed in USA/8-82
Supersedes issue dated 10-80

MAXIMUM RATINGS, *Absolute Maximum Values:*

DC SUPPLY VOLTAGE V± ..... ±18 V
DIFFERENTIAL INPUT VOLTAGE ..... ±16 V
INPUT VOLTAGE RANGE ..... ± 15 V
INPUT CURRENT ..... 1 mA
OUTPUT SHORT-CIRCUIT DURATION ..... UNLIMITED*
POWER DISSIPATION, PD:
At TA = 25°C:
E Suffix ..... 625 mW
T Suffix ..... 680 mW
Derating Factors:
Mini-DIP ..... Derate linearly at 6.67 mW/°C above 56°C
14-Lead DIP ..... Derate linearly at 6.67 mW/°C above 56°C
TO-5 ..... Derate linearly at 6.67 mW/°C above 56°C
AMBIENT TEMPERATURE RANGE:
CT, CS, E, Suffixes ..... 0 to +70°C
T, S, Suffixes ..... -55 to +125°C
STORAGE TEMPERATURE RANGE, ALL TYPES ..... -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 (1.59 ± 0.79 mm) from case for 10 seconds max. ..... +265°C

* The output may be shorted to ground or either supply if the maximum temperature and dissipation ratings are observed.



Fig. 1 – Schematic diagram of the CA080, CA081, CA082, CA083, and CA084.

Texas Instruments-to-RCA Package Suffix Cross Reference Chart

Texas Instruments		RCA	
Suffix	**Description**	**Suffix**	**Description**
ACJG	Ceramic DIL	AS	DILCAN TO-5
ACL	TO-5	AT	TO-5
ACN	Plastic DIL	AE	Plastic DIL
ACP	Plastic DIL	AE	Plastic DIL
CJG	Ceramic DIL	CS	DILCAN TO-5
CL	TO-5	CT	TO-5
CN	Plastic DIL	E	Plastic DIL
CP	Plastic DIL	E	Plastic DIL
IJG	Ceramic DIL	S	DILCAN TO-5
IL	TO-5	T	TO-5
IP	Plastic DIL	E	DILCAN TO-5
MJG	Ceramic DIL	S	DILCAN TO-5
ML	TO-5	T	TO-5
AML	TO-5	AT	TO-5
BCP	Plastic DIL	BE	Plastic DIL



CA080
T, S Suffixes



CA081
T, S Suffixes



CA082
T, S Suffixes



CA080
E Suffix



CA081
E Suffix



CA082
E Suffix



CA083
E Suffix



CA084
E Suffix

Fig. 2 – Terminal assignments.

TYPICAL OPERATING CHARACTERISTICS at $V\pm = 15$ V, $T_A = 25°C$

CHARACTERISTIC	TEST CONDITIONS	VALUE	UNITS
Slew Rate at Unity Gain, SR	V_I = 10 V, R_L = 2 kΩ, C_L = 100 pF, A_{VD} = 1	13	V/μs
Rise Time, t_r	V_I = 10 V, R_L = 2 kΩ, C_L = 100 pF, A_{VD} = 1	0.1	μs
Overshoot Factor		10	%
Equivalent Input Noise Voltage, e_n	R_S = 100 Ω, f = 1 kHz	40	nV/√Hz

ELECTRICAL CHARACTERISTICS at $T_A = 25°C$ and $T_A = -55$ to $+125°C$ for types supplied in TO-5 style packages (T, S Suffixes). $V^+ = \pm 15$ V

This does not include CA080C, CA081C, or CA082C. These types are supplied in TO-5 packages, but they are specified over the range of 0 to 70°C, and their limits are the same as those for the CA080, CA081, CA082, and CA083 in plastic packages over the range 0 to 70°C.

CHARACTERISTIC	TEST CONDITIONS	−55 to +125°C	+25°C	LIMITS: CA080T, S CA081T, S CA082T, S Min.	Typ.	Max.	LIMITS: CA080AT, S CA081AT, S CA082AT, S Min.	Typ.	Max.	UNITS
Input Offset Voltage, V_{IO}	R_S = 50Ω	X		—	3	6	—	2	3	mV
			X	—	—	9	—	—	5	
Temperature Coefficient of Input Offset Voltage, αV_{IO}	R_S = 50 Ω		X	—	10	—	—	10	—	μV/°C
Input Offset Current, I_{IO}		X		—	5	20	—	5	20	pA
			X	—	—	4	—	—	2	nA
Input Current		X		—	15	40	—	15	40	pA
			X	—	—	10	—	—	5	nA
Common-Mode Input Voltage Range, V_{ICR}		X		±12	—	—	±12	—	—	V
Maximum Output Voltage Swing, V_{OP-P}	R_L = 10 kΩ	X		24	27	—	24	27	—	V
	$R_L \geq 10$ kΩ		X	24	—	—	24	—	—	
	$R_L \geq 2$ kΩ		X	20	24	—	20	24	—	
Large-Signal Differential Voltage Gain, A_{VD}	$R_L \geq 2$ kΩ, $V_O = \pm 10$V	X		50	200	—	50	200	—	V/mV
			X	25	—	—	25	—	—	
Unity-Gain Bandwidth		X		—	5	—	—	5	—	MHz
Input Resistance, R_I		X		—	1.5	—	—	1.5	—	TΩ
Common-Mode Rejection Ratio, CMRR	$R_S \leq 10$ kΩ	X		80	86	—	80	86	—	dB
Power Supply Rejection Ratio, PSRR ($\Delta V^+/\pm\Delta V_{IO}$)	$R_S \leq 10$ kΩ	X		80	86	—	80	86	—	dB
Supply Current, I^+ (per amp., CA082, CA083)	No load, No Signal	X		—	1.4	2.8	—	1.4	2.8	mA
Channel Separation, V_{01}/V_{02} (between amps., CA082, CA083)	A_{VD} = 100	X		—	120	—	—	120	—	dB

ELECTRICAL CHARACTERISTICS at T_A = 25°C, T_A = 0 to +70°C for types supplied in plastic dual-in-line packages (E Suffix). V^+ = ±15 V

CHARACTERISTIC	TEST CONDITIONS	0 to 70°C	+25°C	LIMITS CA080BE CA081BE CA082BE CA083BE CA084BE Min.	Typ.	Max.	LIMITS CA080AE CA081AE CA082AE CA083AE CA084AE Min.	Typ.	Max.	UNITS
Input Offset Voltage, V_{IO}	R_S = 50Ω	X		—	2	3	—	3	6	mV
			X	—	—	5	—	—	7.5	
Temperature Coefficient of Input Offset Voltage, αV_{IO}	R_S = 50 Ω		X	—	10	—	—	10	—	μV/°C
Input Offset Current, I_{IO}		X		—	5	10	—	5	20	pA
			X	—	—	0.4	—	—	0.6	nA
Input Current		X		—	15	30	—	15	40	pA
			X	—	—	0.7	—	—	1	nA
Common-Mode Input Voltage Range, V_{ICR}		X		±12	—	—	±12	—	—	V
Maximum Output Voltage Swing, V_{OP-P}	R_L = 10 kΩ	X		24	27	—	24	27	—	V
	$R_L \geq 10$ kΩ		X	24	—	—	24	—	—	
	$R_L \geq 2$ kΩ		X	20	24	—	20	24	—	
Large-Signal Differential Voltage Gain, A_{VD}	$R_L \geq 2$ kΩ, V_O = ±10V	X		50	200	—	50	200	—	V/mV
			X	—	—	—	—	—	—	
Unity-Gain Bandwidth		X		—	5	—	—	5	—	MHz
Input Resistance, R_I		X		—	1.5	—	—	1.5	—	TΩ
Common-Mode Rejection Ratio, CMRR	$R_S \leq 10$ kΩ	X		80	86	—	80	86	—	dB
Power Supply Rejection Ratio, PSRR ($\Delta V^+ / \pm \Delta V_{IO}$)	$R_S \leq 10$ kΩ	X		80	86	—	80	86	—	dB
Supply Current, I^+ (per amp., CA082, CA083, CA084)	No load, No Signal	X		—	1.4	2.8	—	1.4	2.8	mA
Channel Separation, V_{O1}/V_{O2} (between amps., CA082, CA083)	A_{VD} = 100	X		—	120	—	—	120	—	dB

ELECTRICAL CHARACTERISTICS at T_A = 25°C, T_A = 0 to 70°C for types supplied in plastic dual-in-line packages (E Suffix). V^+ = ±15 V

The limits for the CA080C, CA081C, and CA082C in TO-5 packages are the same as those for the types in this chart.

CHARACTERISTIC	TEST CONDITIONS	0 to 70°C	+25°C	LIMITS CA080E, T CA081E, T CA082E, T CA083E CA084E Min.	Typ.	Max.	UNITS
Input Offset Voltage, V_{IO}	R_S = 50Ω	X		—	5	15	mV
			X	—	—	20	
Temperature Coefficient of Input Offset Voltage, αV_{IO}	R_S = 50 Ω		X	—	10	—	μV/°C
Input Offset Current, I_{IO}		X		—	5	30	pA
			X	—	—	1	nA
Input Current		X		—	15	50	pA
			X	—	—	2	nA
Common-Mode Input Voltage Range, V_{ICR}		X		±10	—	—	V
Maximum Output Voltage Swing, V_{OP-P}	R_L = 10 kΩ	X		24	27	—	V
	$R_L \geq$ 10 kΩ		X	24	—	—	
	$R_L \geq$ 2 kΩ		X	20	24	—	
Large-Signal Differential Voltage Gain, A_{VD}	$R_L \geq$ 2 kΩ, V_O = ±10V	X		25	200	—	V/mV
			X	—	—	—	
Unity-Gain Bandwidth		X		—	5	—	MHz
Input Resistance, R_I		X		—	1.5	—	TΩ
Common-Mode Rejection Ratio, CMRR	$R_S \leq$ 10 kΩ	X		70	76	—	dB
Power Supply Rejection Ratio, PSRR ($\Delta V^+/\pm\Delta V_{IO}$)	$R_S \leq$ 10 kΩ	X		70	76	—	dB
Supply Current, I^+ (per amp., CA082, CA083)	No load, No Signal	X		—	1.4	2.8	mA
Channel Separation, V_{01}/V_{02} (between amps., CA082, CA083)	A_{VD} = 100	X		—	120	—	dB



Fig. 3 - Noise voltage as a function of frequency.



Fig. 4 - Output voltage as a function of frequency.



Fig. 5 - Output voltage as a function of frequency.



Fig. 6 - Output voltage as a function of frequency.



Fig. 7 - Output voltage as a function of ambient temperature.



Fig. 8 - Output voltage as a function of load resistance.



Fig. 9 - Output voltage as a function of supply voltage.



Fig. 10 - Differential voltage amplification as a function of ambient temperature.



Fig. 11 – Differential voltage amplification as a function of frequency.



Fig. 12 – Total power dissipation as a function of ambient temperature.



Fig. 13 – Supply current as a function of ambient temperature.



Fig. 14 – Supply current as a function of supply voltage.



Fig. 15 – Input bias current as a function of ambient temperature.



Fig. 16 – Voltage follower large-signal pulse response.



Fig. 17 – Output voltage as a function of elapsed time.



Fig. 18 – Total harmonic distortion as a function of frequency.



Fig. 19 - Unity-gain amplifier.



Fig. 20 - 10X inverting amplifier.



Fig. 21 - Input-offset voltage null circuits.



Fig. 22 - IC preamplifier.



Fig. 23 - Unity-gain absolute-value amplifier.



Fig. 24 - Inverting amplifier with single-pole compensation and offset adjustment.



Fig. 25 - High Q notch filter.



Fig. 26 - Basic current amplifier for low-current measurement systems.

CURRENT AMPLIFIER

The low input-terminal current needed to drive the CA081 makes it ideal for use in current-amplifier applications such as the one shown in Fig.26. In this circuit, low current is supplied at the input potential as the power supply to load resistor R_L. This load current is increased by the multiplication factor R2/R1, when the load current is monitored by the power supply meter M. Thus, if the load current is 100 nA, with values shown, the load current presented to the supply will be 100 μA; a much easier current to measure in many systems.

Note that the input and output voltages are transferred at the same potential and only the output current is multiplied by the scale factor.

The dotted components show a method of decoupling the circuit from the effects of high output-load capacitance and the potential oscillation in this situation. Essentially, the necessary high-frequency feedback is provided by the capacitor with the dotted series resistor providing load decoupling.

DIMENSIONAL OUTLINES

8-LEAD DUAL-IN-LINE PLASTIC PACKAGE (Mini-DIP)



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A_1	0.020	0.050		0.508	1.27
B	0.014	0.020		0.356	0.508
B_1	0.035	0.065		0.889	1.65
C	0.008	0.012	1	0.203	0.304
D	0.370	0.400		9.40	10.16
E	0.300	0.325		7.62	8.25
E_1	0.240	0.260		6.10	6.60
e_1	0.100 TP		2	2.54 TP	
e_A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L_2	0.000	0.030		0.000	0.762
α	0°	15°	4	0°	15°
N	8		5	8	
N_1	0		6	0	
Q_1	0.040	0.075		1.02	1.90
S	0.015	0.060		0.381	1.52

NOTES:
Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

1. When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e_A applies in zone L_2 when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N_1 is the quantity of allowable missing leads.

92CS-24026R1

14-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AB



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.210	2	—	5.33
A_1	0.015	—	2	0.39	—
A_2	0.115	0.195		2.93	4.95
B	0.014	0.022		0.356	0.558
B_1	0.045	0.070	3	1.15	1.77
C	0.008	0.015	1	0.204	0.381
D	0.725	0.795		18.42	20.19
D_2	0.005	—		0.13	—
E	0.300	0.325	9	7.62	8.25
E_1	0.240	0.280		6.10	7.11
e_1	0.090	0.110	4, 6	2.29	2.79
e_A	0.300 TP		4, 5	7.62 TP	
e_B	—	0.410		—	10.41
L	0.115	0.150	2	2.93	3.81
N	14		7	14	
S	—	—	8	—	—

92CM-34833R1

NOTES:
Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

1. When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
2. This dimension shall be measured with the device seated in the seating plane gauge.
3. The dimension shown is for full leads. "Half" leads are optional at lead positions
   1, N, $\frac{N}{2}$, $\frac{N}{2}+1$.
4. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
5. e_A applies in zone L_2 when unit installed.
6. Lead spacing e_1 shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards, or sockets.
7. N is the maximum quantity of lead positions.
8. Dimension S at the left end of the package must equal dimension S at the right end of the package within .76 mm (.030 in.).
9. E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).

DIMENSIONAL OUTLINES (cont'd)

S Suffix
8-LEAD TO-5 STYLE
WITH DUAL-IN-LINE
FORMED LEADS
(DIL-CAN)



92CS-20296R3

T Suffix
8-LEAD TO-5 STYLE
JEDEC MO-002-AL



92CS-19431R2

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A_1	0.010	0.050		0.26	1.27
A_2	0.165	0.185		4.20	4.69
øB	0.016	0.019	3	0.407	0.482
$øB_1$	0.125	0.160		3.18	4.06
$øB_2$	0.016	0.021	3	0.407	0.533
øD	0.335	0.370		8.51	9.39
$øD_1$	0.305	0.335		7.75	8.50
F_1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L_1	0.000	0.050	3	0.00	1.27
L_2	0.250	0.500	3	6.4	12.7
L_3	0.500	0.562	3	12.7	14.27
α	45° TP			45° TP	
N	8		6	8	
N_1	3		5	3	

NOTES

1. Refer to JEDEC Publication No 95 for Rules for Dimensioning Axial Lead Product Outlines
2. Leads at gauge plane within 0.007" (0.178 mm) radium of True Position (TP) at maximum material condition
3. øB applies between L_1 and L_2 $øB_2$ applies between L_2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L_1 and beyond 0.500" (12.70 mm)
4. Measure from Max øD
5. N_1 is the quantity of allowable missing leads
6. N is the maximum quantity of lead positions

When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices," Form No. 1CE-402, available on request from RCA Solid State Division, Box 3200, Somerville, N.J. 08876.