

CD4073BM/CD4073BC Double Buffered Triple 3-Input AND Gate CD4075BM/CD4075BC Double Buffered Triple 3-Input OR Gate

General Description

These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain. All inputs are protected against static discharge with diodes to VDD and VSS.

Features

- Wide supply voltage range
- High noise immunity

3.0V to 15V

0.45 V_{DD} (typ.)


■ Low power TTL compatibility


Fan out of 2 driving 74L or 1 driving 74LS

- 5V-10V-15V parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 µA at 15V over full temperature range


Connection Diagrams

Dual-In-Line Packages





Order Number CD4073B* or CD4075B*



*Please look into Section 8, Appendix D for availability of various package types.

5

TL/F/5979-3

Absolute Maximum Ratings (Notes 1 & 2)

DC Supply Voltage (V_{DO}) $-0.5\,V_{DC}$ to \pm 18 V_{DC} Input Voltage (V_{IN}) $-0.5\,V_{DC}$ to V_{DD} \pm 0.5 V_{DC} Storage Temperature Range (V_{IS}) -65° C to $+150^{\circ}$ C

Power Dissipation (PD)

Dual-In-Line
Small Outline

700 mW 500 mW

260°C

Lead Temperature (T_L) (Soldering, 10 seconds)

Operation Conditions (Note 2)

DC Supply Voltage (V_{DD}) +5 V_{DC} to +15 V_{DC} input Voltage (V_{IN}) 0 V_{DC} to V_{DD} V_{DC}


Operating Temperature Range (T_A)

CD4073BM/CD4075BM --55°C to +125°C CD4073BC/CD4075BC --40°C to +85°C

DC Electrical Characteristics CD4073BM/CD4075BM (Note 2)

Symbol	Parameter	Conditions	−55°C		+ 25°C			+ 125°C		Units
		Conditions	Min	Max	Min	Тур	Max	Min	Max	
l _{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 10V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 15V, V_{IN} = V_{DD} \text{ or } V_{SS}$		0.25 0.5 1.0		0.004 0.005 0.006	0.25 0.5 1.0		7.5 15 30	μΑ μΑ μΑ
Vol	Low Level Output Voltage	$ \begin{cases} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{cases} \left\{ I_O \right\} < 1 \ \mu A $		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V
V _{OH}	High Level Output Voltage	$ \begin{cases} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \end{cases} $	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V
V _{IL}	Low Level Input Voltage	$ \left. \begin{array}{l} V_{DD} = 5V, V_O = 0.5V \\ V_{DD} = 10V, V_O = 1.0V \\ V_{DD} = 15V, V_O = 1.5V \end{array} \right\} I_O < 1 \; \mu A $		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0		1.5 3.0 4.0	V V
ViH	High Level Input Voltage	$ \left. \begin{array}{l} V_{DD} = 5V, V_O = 4.5V \\ V_{DD} = 10V, V_O = 9.0V \\ V_{DD} = 15V, V_O = 13.5V \end{array} \right\} I_O < 1~\mu A $	3.5 7.0 11.0		3.5 7.0 11.0	3 6 9		3.5 7.0 11.0		V
1 _{OL}	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.2 8		0.36 0.9 2.4		mA mA mA
Іон	High Level Output Current (Note 3)	$V_{DD} = 5V$, $V_{O} = 4.6V$ $V_{DD} = 10V$, $V_{O} = 9.6V$ $V_{DD} = 15V$, $V_{O} = 13.5V$	-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.88 -2.2 -8		-0.36 -0.9 -2.4		mA mA mA
IN	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.10 0.10		-10 ⁻⁵	-0.10 0.10		-1.0 1.0	μA μA

Schematic Diagram




Symbol	Parameter	Conditions	-40°C		+ 25°C			+ 85°C		
		Conditions	Min	Max	Min	Тур	Max	Min	Max	Unite
ioo	Quiescent Device Current	V _{DD} = 5V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 10V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 15V, V _{IN} = V _{DD} or V _{SS}		1 2 4		0.004 0.005 0.006	1 2		7.5 15 30	μA μA
VOL	Low Level Output Voltage	$V_{DD} = 5V \\ V_{DD} = 10V \\ V_{OD} = 15V $ $ I_O < 1 \mu A$		0.05 0.05 0.05		0	0.05 0.05 0.05		0.05 0.05 0.05	V V
V _{OH}	High Level Output Voltage	$ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} I_{O} < 1 \mu A $	4,95 9,95 14,95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95	5.55	, , ,
V _{iL}	Low Level Input Voltage	$V_{\rm DD} = 5V, V_{\rm O} = 0.5V \ V_{\rm DD} = 10V, V_{\rm O} = 1.0V \ V_{\rm DD} = 15V, V_{\rm O} = 1.5V \ V_{\rm DD} = 15V, V_{\rm O} = 1.5V \ V_{\rm DD} = 15V, V_{\rm O} = 1.5V \ V_{\rm DD} = 1.5V \ V_{\rm DD}$		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0	14,55	1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	$V_{OO} = 5V, V_{O} = 4.5V V_{DO} = 10V, V_{O} = 9.0V V_{OO} = 15V, V_{O} = 13.5V $ $ I_{O} < 1 \mu A$	3.5 7.0 11.0		3.5 7.0 11.0	3 6	4.0	3.5 7.0 11.0	4.0	V V V
I	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.2 8		0.36 0.9 2.4		mA mA
l l	Current	V _{DD} = 5V, V _O - 4.6V V _{DD} = 10V, V _O - 9.5V V _{DD} = 15V, V _O - 13.5V	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.2 -8		0.36 - 0.9 - 2.4		mA mA mA
	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.30 0.30		- 10-5 10-5	- 0.30 0.30		~1.0 1.0	μA μA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: V_{SS} = 0V unless atherwise specified

Note 3: IOH and IOL are tested one output at a time

Schematic Diagram



5-199

9

AC Electrical Characteristics* CD4073BM/CD4073BC/CD4075BM/CD4075BC $T_A=25^{\circ}C$, $C_L=50$ pF, $R_L=200k$ unless otherwise specified

Symbol	Parameter	Conditions	CD4073BC CD4073BM			CD4075BC CD4075BM			Units
			Min	Тур	Max	Min	Тур	Max	
^t PHL	Propagation Delay,	$V_{DD} = 5V$		130	250		140	250	ns
	High to Low Level	$V_{\mathrm{DD}} = 10V$		60	100		70	100	ns
		$V_{DD} = 15V$		40	70		50	70	ns
t _{PLH}	Propagation Delay,	$V_{DD} = 5V$		140	250		130	250	ns
, 2.,	Low to High Level	V _{DD} = 10V		70	100		50	100	ns
		V _{DD} = 15V		50	70		40	70	ns
t _{THL}	Transition Time	$V_{DD} = 5V$		90	200		90	200	nş
tTLH		$V_{DD} = 10V$		50	100		50	100	ns
		$V_{DD} = 15V$		40	80		40	80	ns
CIN	Average Input Capacitance (Note 4)	Any Input		5	7.5		5	7.5	pF
C _{PD}	Power Dissipation Capacity (Note 5)	Any Gate		17			17		pF

^{*}AC Parameters are guaranteed by DC correlated testing

Note 4: Capacitance is guaranteed by periodic testing.

Note 5: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family characteristics Application Note AN-90.