



CD4048BM/CD4048BC TRI-STATE® Expandable 8-Function 8-Input Gate

General Description


The CD4048BM/CD4048BC is a programmable 8-input gate. Three binary control lines K_a , K_b , and K_c determine the 8 different logic functions of the gate. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR, and AND/NOR. A fourth input, K_d , is a TRI-STATE control. When K_d is high, the output is enabled; when K_d is low, the output is a high impedance. This feature enables the user to connect the device to a common bus line. The Expand input permits the user to increase the number of gate inputs. For example, two 8-input CD4048's can be cascaded into a 16-input multi-function gate. When the Expand input is not used, it should be connected to V_{SS} . All

inputs are buffered and protected against electrostatic effects.

Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 V_{DD} (typ.)
- High sink and source current capability drives 1 standard TTL load at $V_{CC} = 5V$, over full temperature range
- TTL compatibility
- Many logic functions in one package


Logic Diagram



TL/F/5970-1

Connection Diagram

Dual-In-Line Package



TL/F/5970-2

Order Number CD4048B*

*Please look into Section 8, Appendix D for availability of various package types.

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{DD})	-0.5V to +18V
Input Voltage (V_{IN})	-0.5V to V_{DD} + 0.5V
Storage Temperature Range (T_S)	-65°C to +150°C
Power Dissipation (P_D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{DD})	3V to 15V
Input Voltage (V_{IN})	0V to V_{DD}
Operating Temperature Range (T_A)	
CD4048BM	-55°C to +125°C
CD4048BC	-40°C to +85°C

DC Electrical Characteristics CD4048BM (Note 2)

Symbol	Parameter	Conditions	-55°C		+25°C			+125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$		5.0		0.01	5.0		150	μA
		$V_{DD} = 10V$		10		0.01	10		300	μA
		$V_{DD} = 15V$		20		0.01	20		600	μA
V_{OL}	Low Level Output Voltage	$ I_O < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V_{OH}	High Level Output Voltage	$ I_O < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V_{IL}	Low Level Input Voltage	$ I_O < 1 \mu A$								
		$V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V, V_O = 1V \text{ or } 9V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$		4.0		6.75	4.0		4.0	V
V_{IH}	High Level Input Voltage	$ I_O < 1 \mu A$								
		$V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
		$V_{DD} = 10V, V_O = 1V \text{ or } 9V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		V
I_{OL}	Low Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$								
		$V_{DD} = 5V, V_O = 0.4V$	2.8		2.3	4.0		1.6		mA
		$V_{DD} = 10V, V_O = 0.5V$	6.4		5.2	11		3.6		mA
		$V_{DD} = 15V, V_O = 1.5V$	14		11.5	23		8.0		mA
I_{OH}	High Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$								
		$V_{DD} = 5V, V_O = 4.6V$	-2.8		-2.3	-4.0		-1.6		mA
		$V_{DD} = 10V, V_O = 9.5V$	-6.4		-5.2	-11		-3.6		mA
		$V_{DD} = 15V, V_O = 13.5V$	-14		-11.5	-23		-8.0		mA
I_{OZ}	TRI-STATE Leakage Current	$V_{DD} = 15V, V_O = 0V$		-0.2		-0.002	-0.2		-2	μA
		$V_{DD} = 15V, V_O = 15V$		0.2		0.002	0.2		2	μA
I_{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10^{-5}	-0.1		-1.0	μA
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10^{-5}	0.1		1.0	μA

DC Electrical Characteristics CD4048BC (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$		20		0.01	20		150	μA
		$V_{DD} = 10V$		40		0.01	40		300	μA
		$V_{DD} = 15V$		80		0.01	80		600	μA
V_{OL}	Low Level Output Voltage	$ I_O < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V

DC Electrical Characteristics CD4048BC (Note 2) (Continued)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
V _{OH}	High Level Output Voltage	$ I_O < 1 \mu A$, V _{IH} = V _{DD} , V _{IL} = 0V V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V
V _{IL}	Low Level Input Voltage	$ I_O < 1 \mu A$ V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	$ I_O < 1 \mu A$ V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V V
I _{OL}	Low Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V V _{DD} = 5V, V _O = 0.4V V _{DD} = 10V, V _O = 0.5V V _{DD} = 15V, V _O = 1.5V	2.3 5.2 11.5		2.0 4.5 9.8	4.0 11 23		1.8 3.8 8.0		mA mA mA
I _{OH}	High Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V V _{DD} = 5V, V _O = 4.6V V _{DD} = 10V, V _O = 9.5V V _{DD} = 15V, V _O = 13.5V	-2.3 -5.2 -11.5		-2.0 -4.5 -9.8	-4.0 -11 -23		-1.8 -3.6 -8.0		mA mA mA
I _{TL}	TRI-STATE Leakage Current	V _{DD} = 15V, V _O = 0V V _{DD} = 15V, V _O = 15V		-0.6 0.6		-0.005 0.005	-0.6 0.6		-2 2	μA μA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V		-0.3 0.3		-10 ⁻⁵ 10 ⁻⁵	-0.3 0.3		-1.0 1.0	μA μA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V_{SS} = 0V unless otherwise specified.

Note 3: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics*

T_A = 25°C, C_L = 50 pF, R_L = 200 k Ω , t_r = t_f = 20 ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t _{PHL} , t _{PLH}	Propagation Delay Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		425 200 160	850 400 320	ns ns ns
t _{PLZ} , t _{PHZ}	Propagation Delay Time, K _d to High Impedance (from Active Low or High Level)	R _L = 1.0 k Ω V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		175 125 100	350 250 200	ns ns ns
t _{PZL} , t _{PZH}	Propagation Delay Time, K _d to Active High or Low Level (from High Impedance)	R _L = 1.0 k Ω V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		225 100 70	450 200 140	ns ns ns
t _{THL} , t _{TLH}	Output Transition Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		100 50 40	200 100 80	ns ns ns
C _{IN}	Input Capacitance	Any Input		5	7.5	pF
C _{OUT}	TRI-STATE Output Capacitance				22.5	pF

*AC Parameters are guaranteed by DC correlated testing.



Truth Table

Output Function	Boolean Expression	Control Inputs				Unused Inputs
		K_a	K_b	K_c	K_d	
NOR	$J = A + B + C + D + E + F + G + H$	0	0	0	1	V_{SS}
OR	$J = A + B + C + D + E + F + G + H$	0	0	1	1	V_{SS}
OR/AND	$J = (A + B + C + D) \cdot (E + F + G + H)$	0	1	0	1	V_{SS}
OR/NAND	$J = (A + B + C + D) \cdot (E + F + G + H)$	0	1	1	1	V_{SS}
AND	$J = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$	1	0	0	1	V_{DD}
NAND	$J = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$	1	0	1	1	V_{DD}
AND/NOR	$J = (A \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H)$	1	1	0	1	V_{DD}
AND/OR	$J = (A \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H)$	1	1	1	1	V_{DD}
Hi-Z		X	X	X	0	X





Positive logic: 0 = low level, 1 = high level, X = irrelevant, EXPAND input tied to V_{SS} .

AC Test Circuits and Switching Time Waveforms


Logic Propagation Delay Time Tests




TRI-STATE Propagation Delay Time Tests



Typical Performance Characteristics











TL/F/5970-9











TL/F/5970-10

Basic Logic Configurations



Actual Circuit Configurations




Truth Table for EXPAND Feature

Combined Output Function	Function Needed at Expand Input	Output Boolean Expression
NOR	OR	$J = (A + B + C + D + E + F + G + H) + (EXP)$
OR	OR	$J = (A + B + C + D + E + F + G + H) + (EXP)$
AND	NAND	$J = (ABCDEFGH) \cdot \overline{EXP}$
NAND	NAND	$J = (ABCDEFGH) \cdot \overline{EXP}$
OR/AND	NOR	$J = (A + B + C + D) \cdot (E + F + G + H) \cdot (\overline{EXP})$
OR/NAND	NOR	$J = (A + B + C + D) \cdot (E + F + G + H) \cdot (\overline{EXP})$
AND/NOR	AND	$J = (\overline{ABCD}) + (\overline{EFGH}) + (EXP)$
AND/OR	AND	$J = (ABCD) + (EFGH) + (EXP)$

Note: Positive logic is assumed. (EXP) represents the logic level present at the EXPAND input.

Typical Applications of EXPAND Feature


16-Input NOR Gate



TL/F/5970-27

$$\text{Output} = \overline{A1 + B1 + C1 + D1 + E1 + F1 + G1 + H1 + A2 + B2 + C2 + D2 + E2 + F2 + G2 + H2}$$

12-Input OR/AND Gate



TL/F/5970-28

$$\text{Output} = (A + B + C + D) \cdot (E + F + G + H) \cdot (X1 + X2 + X3 + X4)$$