# National Semiconductor

## CD4048BM/CD4048BC TRI-STATE® Expandable 8-Function 8-Input Gate

### **General Description**

The CD4048BM/CD4048BC is a programmable 8-input gate. Three binary control lines  $K_a$ ,  $K_b$ , and  $K_c$  determine the 8 different logic functions of the gate. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR, and AND/NOR. A fourth input,  $K_d$ , is a TRI-STATE control. When  $K_d$  is high, the output is enabled; when  $K_d$  is low, the output is a high impedance. This feature enables the user to connect the device to a common bus line. The Expand input permits the user to increase the number of gate inputs. For example, two 8-input CD4048's can be cascaded into a 16-input multi-function gate. When the Expand input is not used, it should be connected to  $V_{SS}$ . All

inputs are buffered and protected against electrostatic effects.

### **Features**

■ Wide supply voltage range

3.0V to 15V

High noise immunity

0.45 V<sub>DD</sub> (typ.)

High sink and source current capability


TTL compatibility

drives 1 standard TTL load at  $V_{CC} = 5V$ ,

over full temperature range


Many logic functions in one package

### **Logic Diagram**



TL/F/5970-1

### **Connection Diagram**



TL/F/5970-2

### Order Number CD4048B\*

\*Please look into Section 8, Appendix D for availability of various package types.

### Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>DD</sub>)

-0.5V to +18V

Input Voltage (V<sub>IN</sub>)

Small Outline

-0.5V to  $V_{DD} + 0.5$ V

Storage Temperature Range (T<sub>S</sub>)

--65°C to +150°C CD4048BC

Power Dissipation (P<sub>D</sub>) Dual-In-Line

700 mW 500 mW

Lead Temperature (T<sub>1</sub>)

(Soldering, 10 seconds)

## **Recommended Operating**

Conditions (Note 2)

Supply Voltage (V<sub>DD</sub>)

3V to 15V OV to VDD

Input Voltage (V<sub>IN</sub>) Operating Temperature Range (T<sub>A</sub>)

CD4048BM

-55°C to +125°C

-40°C to +85°C

260°C

### DC Electrical Characteristics CD4048BM (Note 2)

Symbol	Parameter	Conditions	-5	5°C		+ 25°C		+ 125°C		Units
	T di bine to	Jonations	Min	Max	Min	Тур	Max	Min	Max	Oilles
loo	Quiescent Device Current	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		5.0 10 20		0.01 0.01 0.01	5.0 10 20		150 300 600	μΑ μΑ μΑ
V <sub>OL</sub>	Low Level Output Voltage	$\begin{array}{l}  I_{O}  < 1~\mu\text{A}, V_{IH} = V_{DD}, V_{IL} = 0V \\ V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{array}$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	>>>
V <sub>OH</sub>	High Level Output Voltage		4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		>>>
VIL	Low Level Input Voltage	$ I_O $ < 1 $\mu$ A $V_{DD}$ = 5V, $V_O$ = 0.5V or 4.5V $V_{DD}$ = 10V, $V_O$ = 1V or 9V $V_{DD}$ = 15V, $V_O$ = 1.5V or 13.5V		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	<b>&gt;</b>
V <sub>IH</sub>	High Level Input Voltage	$ I_O  < 1 \mu A$ $V_{DD} = 5V$ , $V_O = 0.5V$ or 4.5V $V_{DD} = 10V$ , $V_O = 1V$ or 9V $V_{DD} = 15V$ , $V_O = 1.5V$ or 13.5V	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		>>>
l <sub>OL</sub>	Low Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	2.8 6.4 14		2.3 5.2 11.5	4.0 11 23		1.6 3.6 8.0		mA mA mA
loн	High Level Output Current (Note 3)	$V_{ H} = V_{DD}, V_{ L} = 0V$ $V_{OD} = 5V, V_{O} = 4.6V$ $V_{OD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-2.6 -6.4 -14		-2.3 -5.2 -11.5	-4.0 -11 -23	:	-1.6 -3.6 -8.0		mA mA mA
łoz	TRI-STATE Leakage Current	$V_{DD} = 15V, V_{O} = 0V$ $V_{DD} = 15V, V_{O} = 15V$		-0.2 0.2		-0.002 0.002	-0.2 0.2	_	-2 2	μΑ μΑ
IIN	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.1 0.1		-10 <sup>-5</sup> 10 <sup>-5</sup>	-0.1 0.1		-1.0 1.0	μA μA

### DC Electrical Characteristics CD4048BC (Note 2)

Symbol	Parameter	Conditions	-40°C		+ 25°C			+ 85°C		Units
O)111.00.		oond.no	Min	Max	Min	Min Typ Max	Min	Max	J	
i <sub>DD</sub>	Quiescent Device	V <sub>DD</sub> = 5V		20		0.01	20		150	μΑ
,	Current	$V_{DD} = 10V$	1	40		0.01	40	<b>'</b>	300	μA
	<u> </u>	V <sub>DD</sub> ≈ 15V	Щ_	80		0.01	_ BO	<u> </u>	600	μA
VOL	Low Level	$ I_{O}  < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$					<u> </u>		[	
,	Output Voltage	$V_{DD} = 5V$	ĺ '	0.05		0	0.05	· '	0.05	V
,	1	$V_{DD} = 10V$	ĺ '	0.05	1	0	0.05	'	0.05	V
,	1	$V_{DD} = 15V$	i '	0.05		Ð	0.05	1	0.05	V

### DC Electrical Characteristics CD4048BC (Note 2) (Continued)

Symbol	B	0	-40	rc		+ 25°C			5°C	Units
	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	
VoH	High Level Output Voltage	$ I_{O}  < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$ $ V_{DD} = 5V $ $ V_{DD} = 10V $ $ V_{DD} = 15V $	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		<b>&gt; &gt; &gt; &gt;</b>
VIL	Low Level Input Voltage	$\begin{array}{l}  I_O  < 1 \; \mu A \\ V_{DD} = 5 V, V_O = 0.5 V \text{ or } 4.5 V \\ V_{DD} = 10 V, V_O = 1 V \text{ or } 9 V \\ V_{DD} = 15 V, V_O = 1.5 V \text{ or } 13.5 V \end{array}$		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V
V <sub>IH</sub>	High Level Input Voltage	$ I_O $ < 1 $\mu$ A $V_{DD}$ = 5V, $V_O$ = 0.5V or 4.5V $V_{DD}$ = 10V, $V_O$ = 1V or 9V $V_{DD}$ = 15V, $V_O$ = 1.5V or 13.5V	3.5 7.0 11.0		9.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		<b>V V V</b>
lou	Low Level Output Current (Note 3)	$V_{IH} = V_{OD}, V_{1L} = 0V$ $V_{DO} = 5V, V_{O} = 0.4V$ $V_{DO} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	2.3 5.2 11.5		2.0 4.5 9.8	4.0 11 23		1.6 3.6 8.0		mA mA mA
IOH	High Level Output Current (Note 3)	$V_{IH} = V_{DO}, V_{IL} = 0V$ $V_{DD} = 5V, V_{O} = 4.6V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-2.3 -5.2 -11.5		-2.0 -4.5 -9.8	-4.0 -11 -23		-1.6 -3.6 -8.0		mA mA mA
I <sub>TL</sub>	TRI-STATE Leakage Current	$V_{DD} = 15V, V_{O} = 0V$ $V_{DD} = 15V, V_{O} = 15V$		-0.6 0.6		-0.005 0.005	-0.6 0.6		2 2	μA μA
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.3 0.3		-10 <sup>-5</sup>	-0.3 0.3		-1.0 1.0	μ <b>Α</b> μ <b>Α</b>

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual devices operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

Note 3:  $i_{OH}$  and  $I_{OL}$  are tested one output at a time.

AC Electrical Characteristics\*  $T_A=25^{\circ}C,\,C_L=50$  pF,  $R_L=200$  kΩ,  $t_r=t_f=20$  ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tent tern	Propagation Delay Time	V <sub>DD</sub> = 5V		425	850	ns
Trie, Terr		V <sub>DD</sub> = 10V		200	400	ns
		V <sub>DD</sub> = 15V		160	320	ns
tpLZ, tpHZ	Propagation Delay Time,	$R_L = 1.0  k\Omega$				
	K <sub>d</sub> to High Impedance	$V_{DD} = 5V$		175	350	ทธ
	(from Active Low	$V_{DD} = 10V$		125	250	ກຣ
	or High Level)	V <sub>DD</sub> = 15V		100	200	л\$
tezt, tezh	Propagation Delay Time,	$R_L = 1.0  k\Omega$				
	K <sub>d</sub> to Active	V <sub>DD</sub> = 5V	į	225	450	ns
	High or Low Level	$V_{DD} = 10V$		100	200	ns
	(from High Impedance)	$V_{DD} = 15V$		70	140	ns
tthu ttuh	Output Transition Time	$V_{DD} = 5V$		100	200	ns
(1)2- (2)	·	$V_{DD} = 10V$		50	100	ns
		V <sub>DD</sub> = 15V		40	80	ns
C <sub>IN</sub>	Input Capacitance	Any Input		5	7.5	pF
C <sub>OUT</sub>	TRI-STATE Output				22.5	pF
	Capacitance		İ			"

<sup>\*</sup>AC Parameters are guaranteed by DC correlated testing.


### **Truth Table**


Output	Boolean		Unused				
Function	Expression	K <sub>a</sub>	Kb	Kç	Kd	Inputs	
NOR	$J = \overline{A + B + C + D + E + F + G + H}$	0	0	0	1	Vss	
OR	J = A + B + C + D + E + F + G + H	0	0	1	1	Vss	
OR/AND	$J = (A + B + C + D) \bullet (E + F + G + H)$	0	1	٥	1	Vss	
OR/NAND	$J = (A + B + C + D) \bullet (E + F + G + H)$	O	1	1	1	Vss	
AND	J = A • B • C • D • E • F • G • H	1	0	0	1	Vpp	
NAND	$J = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H}$	1	0	1	1	VDD	
AND/NOR	$J = \overline{(A \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H)}$	1	1	0	1	VDD	
AND/OR	$J = (A \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H)$	1	1 1	1	1	V <sub>DD</sub>	
Hi-Z		X	X	×	0	x	

Positive logic: 0 = low sevel, 1 = high level, X = irrelevant, EXPAND input tied to V<sub>SS</sub>.

### **AC Test Circuits and Switching Time Waveforms**


### **Logic Propagation Delay Time Tests**







TL/F/5970-4


### **TRI-STATE Propagation Delay Time Tests**






TL/F/5970-8






TL/F/5970-8


### **Typical Performance Characteristics**







TL/F/5970-10

### **Basic Logic Configurations**






OR




 $K_aK_bK_c = 000$ 




 $K_aK_bK_c = 100$ 

EXPAND

OR/AND




OR/NAND



 $K_a K_b K_c = 011$ 

AND/OR

TL/F/5970-14




 $K_aK_bK_c = 111$ 

AND/NOR

EXPAND

 $K_a K_b K_c = 110$ 

### **Actual Circuit Configurations**



### **Truth Table for EXPAND Feature**

Combined Output Function	Function Needed at Expand Input	Output Boolean Expression
NOR	OR	$J = \overline{(A + B + C + D + E + F + G + H) + (EXP)}$
OR	<b>OR</b>	J = (A + B + C + D + E + F + G + H) + (EXP)
AND	NAND	J = (ABCDEFGH) ◆ EXP
NAND	NAND	J = (ABCDEFGH) • EXP
OR/AND	NOR	$J = (A + B + C + D) \bullet (E + F + G + H) \bullet (\overline{EXP})$
OR/NAND	NOR	$J = \overline{(A + B + C + D) \cdot (E + F + G + H) \cdot (\overline{EXP})}$
AND/NOR	AND	J = (ABCD) + (EFGH) + (EXP)
AND/OR	AND	J = (ABCD) + (EFGH) + (EXP)

Note: Positive logic is assumed. (EXP) represents the logic level present at the EXPAND input.

### **Typical Applications of EXPAND Feature**

