2\_",

4 "2"

12

CARRY

7

CLOCK-14

CLOCK\_13

RESET 15

Von = 16

VSS = 8

# CD40175, CD4022B Types CMOS Counter/Dividers

High-Voltage Types (20-Volt Rating) CD4017B-Decade Counter with 10 Decoded Outputs

CD4022B—Octal Counter with 8 Decoded Outputs

The RCA-CD4017B and CD4022B are 5stage and 4-stage Johnson counters having 10 and 8 decoded outputs, respectively. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT signal. Schmitt trigger action in the CLOCK input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times.

These counters are advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. A high RESET signal clears the counter to its zero count. Use of the Johnson counter configuration permits high-speed operation, 2-input decode-gating and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The decoded outputs are normally low and go high only at their respective decoded time slot. Each decoded output remains high for one full clock cycle. A CARRY-OUT signal completes one cycle every 10 clock input cycles in the CD4017B or every 8 clock input cycles in the CD4022B and is used to

### Features:

- Fully static operation
- Medium-speed operation . . . 10 MHz (typ.) at V<sub>DD</sub> = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Decade counter/decimal decode display (CD4017B)
- Binary counter/decoder
- Frequency division
- Counter control/timers
- Divide-by-N counting
- For further application information, see ICAN-6166 "COS/MOS MSI Counter and Register Design and

Applications"

ripple-clock the succeeding device in a multidevice counting chain.

The CD4017B and CD4022B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

# CD40178 Functional Diagram CLOCK 14 CLOCK 13 INHIBIT 15 RESET 5 7 - 3" Gall 11 - 4" Gold VD0\* 16 VS0\* 8


CD4022B Functional Diagram

#### RECOMMENDED OPERATING CONDITIONS


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS		LIMITS		UNITS	
	V <sub>DD</sub> (V)	Min.	Max.	L	
Supply-Voltage Range (For TA = Full Package-					
Temperature Range)		3	18	l v	
	5	-	2.5	1	
Clock Input Frequency, fCL	10	-	5	MHz	
	15		5.5		
	5	200	_		
Clock Pulse Width, tw	10	90	_	ns	
	16	60	-		
	5				
Clock Rise & Falt Time, trCL, tfCL	10	UNLIN			
	15				
	5	230	_		
Clock Inhibit Setup Time, t <sub>s</sub>	10	100	. –	ns	
	15	70	-	t l	
	5	260			
Reset Pulse Width, t <sub>RW</sub>	10	110	-	ns	
	15	60	-		
	5	400			
Reset Removal Time, t <sub>rem</sub>	10	280	-	ns	
	15	150	-	l i	

\*Only if Pin 14 is used as the clock input. If Pin 13 is used as the clock input and Pin 14 is tied high (for advancing count on negative transition of the clock), rise and fall time should be  $\leq$  15  $\mu$ s.



#### TOP VIEW CD4017B TERMINAL DIAGRAM




TOP VIEW

NC - no connection

CD4022B

TERMINAL DIAGRAM

# CD4017B, CD4022B Types






Fig. 3 - Logic diagram for CD40228.

# **CD4017B, CD4022B Types**

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltages referenced to VSS Terminal)0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT ±10 mA
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)
For TA = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
For $T_{\Delta} = -55$ to +100°C (PACKAGE TYPES D, F, K)
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPES D, F, K) Derate Linearly at 12 mW/°C to 200 mW
DEVICÉ DISSIPATION PER OUTPUT TRANSISTOR:
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):
PACKAGE TYPES D, F, K, H55 to +125°C
PACKAGE TYPE E40 to +85° C
STORAGE TEMPERATURE RANGE (Tstg)65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16±1/32 inch (1.59±0.79 mm) from case for 10 s max. . . . . . . . . . . +265° C

	AMBIEN	T TEMPERATURE (TA) - 25 °C	4444444
ą	1::::	:1::1:::1:1::::1::::1:::1:1::1::1::1::1	
E			::::::::::::
ž:			
2 30		GATE -TO-SOURCE VOLTAGE (VGS)+1	5 V
25	11111	::::::::::::::::::::::::::::::::::::::	:#:::#:#
(3)	::::	است	
	1:11:1	::::::::::::::::::::::::::::::::::::::	111:::::::::
''	:::::	N	
20			::::::::::
	11111	У:	
		<b>2</b> 7	#############
	1111		
5 5	101		<del>!!!!!<b>!!!</b>!!</del>
,	# 👉		
نـــــــــــــــــــــــــــــــــــــ			
C	•	5 IO IS DRAIN-TO-SOURCE VOLTAGE (VDS) V	
		DUNIN- 10-30DUCE TOLINGE (105)-1	9201.341.6

Fig. 5— Typical output low (sink) current




Fig. 6— Minimum output low (sink) current characteristics.




Fig. 7— Typical output high (source) current characteristics.




Fig. 8— Minimum output high (source) current characteristics.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONDITIONS			Values at -55, +25, +125 Apply to D, F, K, H, Packages							N
TERISTIC											<u> </u>
	v <sub>o</sub>	VIN	v <sub>DD</sub>							s	
	\vec{v}	(V)	(S)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current,	-	0,5	5	5	5	150	150	_	0.04	5	
	_	0,10	10	10	10	300	300	_	0.04	10	μΑ
	-	0,15	15	20	20	600	600	- ]	0.04	20	
IDD Max.	_	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	Ì
	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mΑ
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		. 0.	05		_	0	0.05	
Low Level,		0,10	10	0.05			-	0	0.05		
VOL Max.	-	0,15	15	0.05				_	0	0.05	v
Output	-	0,5	5	4.95			4.95	5	-		
Voltage:		0,10	10	9.95				9.95	10		
High-Level, VOH Min.	-	0,15	15	14.95				14.95	15	-	
	0.5,4.5		5	1.5			<u> </u>	-	1.5		
Input Low Voltage	1,9	_	10					-	3		
VIL Max.	1.5,13.5	_	15	4			-	_	4	v	
Input High	0.5,4.5	_	5		:	3.5		3.5			
Voltage,	1,9	-	10	7 11			7				
VIH Min.	1.5,13.5	-	15				11	_		L.	
Input Current	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ

# **DYNAMIC ELECTRICAL CHARACTERISTICS**

At  $T_A = 25^{\circ}$ C, Input  $t_r$ ,  $t_f = 20$  ns,  $C_L = 50$  pF,  $R_L = 200$  k $\Omega$ 

CHARACTERISTIC	CONDITIONS		UNITS				
	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS		
CLOCKED OPERATION							
	5	_	325	650			
Propagation Delay Time, tpHL, tpLH	10	_	135	270			
Decode Out	15	-	85	170	ns		
_	5	-	300	600			
Carry Out	10		125	250			
	15		80	160			
Transition Time, tTHL, tTLH	5	-	100	200			
Carry Out or Decode Out Line	10	-	50	100	ns		
	15	-	40	80			
Maximum Clark Innut Frances 6	5	2.5	5	-			
Maximum Clock Input Frequency, fCL*	10 15	5 5.5	10	-	MHz		
			11				
Minimum Clark Bulan Winter	5	_	100	200			
Minimum Clock Pulse Width, tW	10 15	_	45 30	90 60	ns		
Clock Rise or Fall Time, t <sub>r</sub> CL, t <sub>f</sub> CL	5, 10, 15	UNL	UNLIMITED				
	<b>-</b>		14.5	1000	ļ		
Minimum Clock Inhibit	5 10	-	115 50	230 100	ns		
to Clock Setup Time, t <sub>s</sub>	15		35	70			
Input Capacitance, C <sub>IN</sub>	Any Input	_	5	_	ρF		
RESET OPERATION		L			<u>'</u>		
Parameter Date: Time A	5	l –	265	530			
Propagation Delay Time, tpHL, tpLH Carry Out or Decode Out Lines	10	-	115	230	ns		
Carry Out of Decoue Out Lines	15	_	85	170			
	5	_	130	260	ns		
Minimum Reset Pulse Width, t <sub>W</sub>	10	-	55	110			
	15		30	60			
	5	_	200	400			
Minimum Reset Removal Time	10	-	140	280	ns		
	15	_	75	150			

<sup>\*</sup> Measured with respect to carry output line.




Fig. 9— Propagation delay, setup, and hold time waveforms.

# **CD4017B, CD4022B Types**




Fig. 10 — Typical transition time as a function of load capacitance.





Fig. 11 – Typical propagation delay time as a function of load capacitance (clock to decode output).



COAD CAPACITANCE (C<sub>L</sub>) — PF 92CS-309 Fig. 12 — Typical propagation delay time as a function of load capacitance (clock to carry-out).




Fig. 13 — Typical dyanamic power dissipation as a function of clock input frequency.

# **CD4017B, CD4022B Types**




Fig. 14 — Quiescent-devicecurrent test circuit,




Fig. 15 - input-leakage current.




Fig. 16 - Input-voltage test circuit.




Fig. 17 — Dynamic power dissipation test circuit.






Fig. 18 – Divide by N counter (N  $\leq$  10) with N decoded outputs.

When the Nth decoded output is reached (Nth clock pulse) the S-R flip flop (constructed from two NOR gates of the CD4001B) generates a reset pulse which clears the CD4017B or CD4022B to its zero count. At this time, if the Nth decoded output is greater than or equal to 6 in the CD-4017B or 5 in the CD4022B, the COUT line goes high to clock the next CD4017B or CD-4022B counter section. The "0" decoded output also goes high at this time. Coincidence of the clock low and decoded "0" output low resets the S-R flip flop to enable the CD4017B or CD4022B. If the Nth decoded output is less than 6 (CD4017B) or 5 (CD4022B), the  $C_{\mbox{OUT}}$  line will not go high and, therefore, cannot be used. In this case "0" decoded output may be used to perform the clocking function for the next counter.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).



## CD4022BH

The photographs and dimensions of each CMOS chip represent a chip when it is part of the water. When the water is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mits to +16 mits applicable to the nominal dimensions shown.