

N-channel depletion mode vertical D-MOS transistor

BSP124

N AMER PHILIPS/DISCRETE 67E D

FEATURES

- High-speed switching
- No secondary breakdown.

DESCRIPTION


N-channel depletion mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	250	V
I_D	DC drain current		–	250	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	1.5	W
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}; V_{GS} = 0$	–	20	Ω
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100\text{ }\mu\text{A}; V_{DS} = 60\text{ V}$	–1.65	–0.75	V

PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain



N-channel depletion mode vertical D-MOS transistor

BSP124

N AMER PHILIPS/DISCRETE 67E D

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
I_D	DC drain current		–	250	mA
I_{DM}	peak drain current		–	1.2	A
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$; note 1	–	1.5	W
T_{stg}	storage temperature		–65	+150	$^\circ\text{C}$
T_J	operating junction temperature		–	150	$^\circ\text{C}$

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient; note 1	83.3 K/W

Note

- Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 mm².

STATIC CHARACTERISTICS

$T_J = 25\text{ }^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$; $V_{GS} = -3\text{ V}$	250	–	V
I_{DSX}	drain-source cut-off leakage current	$V_{DS} = 200\text{ V}$; $V_{GS} = -3\text{ V}$	–	100	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$; $V_{DS} = 0$	–	100	nA
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100\text{ }\mu\text{A}$; $V_{DS} = 60\text{ V}$	–1.65	–0.75	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$; $V_{DS} = 3\text{ V}$	–1.4	–0.6	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$; $V_{GS} = 0$	–	20	Ω
		$I_D = 250\text{ mA}$; $V_{GS} = 5\text{ V}$	–	12	Ω
I_{DSS}	drain current	$V_{DS} = 25\text{ V}$; $V_{GS} = 0$	70	–	mA
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$; $V_{DS} = 25\text{ V}$	200	–	mS
C_{iss}	input capacitance	$V_{DS} = 25\text{ V}$; $V_{GS} = -3\text{ V}$; $f = 1\text{ MHz}$	–	90	pF
C_{oss}	output capacitance	$V_{DS} = 25\text{ V}$; $V_{GS} = -3\text{ V}$; $f = 1\text{ MHz}$	–	30	pF
C_{rss}	feedback capacitance	$V_{DS} = 25\text{ V}$; $V_{GS} = -3\text{ V}$; $f = 1\text{ MHz}$	–	15	pF

Switching times (see Figs 2 and 3)

t_{on}	turn-on time	$I_D = 250\text{ mA}$; $V_{DD} = 50\text{ V}$; $V_{GS} = -3\text{ to }+5\text{ V}$	–	10	ns
t_{off}	turn-off time	$I_D = 250\text{ mA}$; $V_{DD} = 50\text{ V}$; $V_{GS} = +5\text{ to }-3\text{ V}$	–	30	ns

N-channel depletion mode vertical D-MOS transistor

BSP124

N AMER PHILIPS/DISCRETE 67E D




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.





Fig.4 Power derating curve.







V_{GS} = -3 V; f = 1 MHz; T_J = 25 °C.

Fig.5 Capacitance as a function of drain-source voltage, typical values.

N-channel depletion mode vertical D-MOS transistor



BSP124

N AMER PHILIPS/DISCRETE 67E D



N-channel depletion mode vertical D-MOS transistor

N AMER PHILIPS/DISCRETE 67E D BSP124



N-channel depletion mode vertical D-MOS transistor

BSP124

N AMER PHILIPS/DISCRETE 67E D

