## Am29C827A/Am29C828A

## DISTINCTIVE CHARACTERISTICS

- High-speed CMOS buffers and inverters - D-Y delay $=4$ ns typical
- Low standby power
- JEDEC FCT-compatible specs
- Very high output drive - lol = 48 mA Commercial, 32 mA Military
- Extra-wide (10-bit) data paths
- 200-mV typical hysteresis on data input ports
- Minimal speed degradation with multiple outputs switching
- Proprietary edge-rate controlled oufputs dramatically reduce undershoots, overshoots, and ground bounce
- Power-up/down disable circult provides for glitch-free power supply sequencing
I Ideal for driving 1 Mibit $\times 1$ and 1 Mbit $\times 4$ DRAM address inputs
- Can be powered off while in 3-state, ideal for card edge Interface applications
- JEDEC FCT-compatible specs


## GENERAL DESCRIPTION

The Am29C827A and Am29C828A CMOS Bus Buffers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. Both devices feature 10-bit wide data paths and NORed output enables for maximum control flexibility. The Am29C827A has non-inverting outputs, while the Am29C828A has inverting outputs. Each device has data inputs with $200-\mathrm{mV}$ typical input hysteresis to provide improved noise immunity. The Am29C827A and Am29C828A are produced with AMD's exclusive CS11SA CMOS process, and teature typical propagation delays of 4 ns , as well as an output current drive of 48 mA .

The 29C827A and Am29C828A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By con-
trolling the output transient currents, ground bounce and output ringing have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits or edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C827A and Am29C828A are available in the standard package options: DIPs, PLCCs, and SOICs.
*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).

| Puolication $11228 \quad$ Pev. C Amendmento |  |
| :--- | :--- | :--- |
| lasue Date: December 1990 |  |

## BLOCK DIAGRAMS

## Am29C827A (Noninverting)



## Am29C828A (Inverting)



## CONNECTION DIAGRAMS

(Top View)

DIPs*


PLCC

$11228-004 \mathrm{~A}$
*Also available in Small Outline package; pinout identical to DIPs.

## AMD 1

## LOGIC SYMBOLS



11228-005A


11228-006A

## FUNCTION TABLES

## Am29C827A

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{OE}}_{\mathbf{1}}$ | $\overline{\mathrm{OE}}_{\mathbf{2}}$ | $\mathrm{D}_{\mathrm{i}}$ | $Y_{i}$ | Function |
| L | L | H | H | Transparent |
| L | L | L | L | Transparent |
| X | H | X | Z | $\mathrm{Hi}-\mathrm{Z}$ |
| H | X | X | Z | $\mathrm{Hi}-\mathrm{Z}$ |

## Am29C828A

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{OE}}_{1}$ | $\overline{\mathrm{OE}}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{Y}_{1}$ | Function |
| L | L | H | L | Transparent |
| L | L | L | H | Transparent |
| X | H | X | Z | $\mathrm{Hi}-\mathrm{Z}$ |
| H | X | X | Z | $\mathrm{Hi}-\mathrm{Z}$ |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
$\mathrm{X}=$ Don't Care
$\mathrm{Z}=\mathrm{Hi}-\mathrm{Z}$

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is
formed by a combination of: formed by a combination of:
a. Device Number
b. Speed Option (il applicable)
c. Package Type
d. Temperature Range
e. Optional Processing


| Valid Combinations |  |
| :---: | :---: |
| AM29C827A | PC, SC, JC |
| AM29C828A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

| AM29C827A |
| :--- |
| AM29CB28A |


e. LEAD FINISH

A = Hot Solder Dip
d. PACKAGE TYPE
$L=24-$ Pin Slim Ceramic DIP (CD3024)
c. DEVICE CLASS
$B=$ Class $B$
b. SPEED OPTION

Not Applicable

| Valid Combinations |  |
| :---: | :---: |
| AM29C827A | BLA |
| AM29C828A |  |

## Valid Combinations

Valid Combinations list contigurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests
Group $A$ tests consist of Subgroups
$1,2,3,7,8,9,10,11$.

PIN DESCRIPTION

## $\overline{\mathbf{O}} \mathbf{E}_{1}$

Output Enables (Input, Active LOW)
When the $\overline{O E}_{1}$ and $\overline{\mathrm{OE}}_{2}$ are both LOW, the outputs are enabled. When either one or both are HIGH, the outputs are in the $\mathrm{Hi}-\mathrm{Z}$ state.
$D_{1}$
Data Inputs (Input)
Diare the 10-bit data inputs.

## $Y_{i}$

Data Outputs (Output)
$Y_{i}$ are the 10 -bil data outputs.

## AMD 1

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\quad-65$ to $+150^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
Continuous $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Output Voltage $\quad-0.5 \mathrm{~V}$ to +6.0 V
DC Input Voltage $\quad-0.5 \mathrm{~V}$ to +6.0 V
DC Output Diode Current:
Into Output
Out of Output
$+50 \mathrm{~mA}$
$-50 \mathrm{~mA}$
DC Input Diode Current:
Into Input

$$
+20 \mathrm{~mA}
$$

Out of Input $\quad-20 \mathrm{~mA}$
DC Output Current per Pin:
Into Output +100 mA
Out of Output $\quad-100 \mathrm{~mA}$
Total DC Ground Current
( $\mathrm{n} \times \mathrm{loL}+\mathrm{m} \times$ lcct) mA (Note 1 )
Total DC Vcc Current
( $\mathrm{n} \times \mathrm{IOH}+\mathrm{m} \times \mathrm{lcct}$ ) mA (Note 1)
Note:

1. $n=$ number of outputs, $m=$ number of inputs.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

## Commercial (C) Devices

Temperature $\left(T_{A}\right) \quad 0$ to $+70^{\circ} \mathrm{C}$
Supply Voltage (Vec) +4.5 V to +5.5 V
Military (M) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (Vcc) +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & V_{\mathrm{IN}}=V_{\mathrm{H}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{IOH}=-15 \mathrm{~mA}$ |  | 2.4 |  | V |
| Vor | Output LOW Voltage | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \\ & V_{\mathbb{I N}}=V_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | MIL $\mathrm{loL}=32 \mathrm{~mA}$ |  |  | 0.5 | $V$ |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L} \quad \mathrm{la}=48 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs (Note 1) |  |  | 2.0 |  | V |
| VII. | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs (Note 1) |  |  |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{Vcc}=4.5 \mathrm{~V}, \mathrm{IIN}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{iN}}=\mathrm{GND}$ |  |  |  | -5 | $\mu \mathrm{A}$ |
| 1 IH | Input HIGH Current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| lozh | Output Off-State Current (High Impedance) | $V_{c c}=5.5 \mathrm{~V}, \mathrm{~V}_{0}=5.5 \mathrm{~V}$ |  |  |  | +10 | $\mu \mathrm{A}$ |
| lozl |  | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=$ or GND |  |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $V_{c c}=5.5 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ (Note 2) |  |  | -60 |  | mA |
| ICCQ | Static Supply Current | $\mathrm{Vcc}=5.5 \mathrm{~V}$ Outputs Open | $\mathrm{VIN}=\mathrm{Vcc}$ or | MIL |  | 1.5 | mA |
|  |  |  | GND | COM'L |  | 1.2 | mA |
| Icct |  |  | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ | Data Input |  | 1.5 | mA |
|  |  |  |  | $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}$ |  | 3.0 | Bit |
| Iccot | Dynamic Supply Current | $\mathrm{Vcc}=5.5 \mathrm{~V}$ (Note 3) |  | Outputs Open |  | 275 | $\begin{gathered} \underset{\mathrm{MH}}{\mathrm{MHz}} \\ \mathrm{Bit} \end{gathered}$ |
|  |  |  |  | Outputs Loaded |  | 400 |  |

## Notes:

1. Input thresholds are tested in combination with other DC parameters or by correlation.
2. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
3. Measured at a frequency $\leq 10 \mathrm{MHz}$ with $50 \%$ duty cycle.
$\dagger$ Not included in Group A tests.

AMD
SWITCHING CHARACTERISTICS for light capacitive loading over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Symbol | Parameter Description | Test Conditions* | Commercial |  | Military |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| tPLH | Data ( $\mathrm{D}_{\mathrm{i}}$ ) to Output ( $\mathrm{Y}_{\mathrm{i}}$ ) <br> Am29C827A (Noninverting) (Note 1) | $\begin{aligned} & \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{1}=500 \Omega \\ & \mathrm{R}_{2}=500 \Omega \end{aligned}$ | 1.0 | 7.5 | 1.0 | 8.5 | ns |
| tphi |  |  | 1.0 | 7.5 | 1.0 | 8.5 | ns |
| tPLH | Data ( $\mathrm{D}_{\mathrm{i}}$ ) to Output ( $\mathrm{Y}_{\mathrm{i}}$ ) <br> Am29C828A (Inverting) (Note 1) |  | 1.0 | 7.5 | 0.5 | 8.5 | ns |
| tphi |  |  | 1.0 | 7.5 | 0.5 | 8.5 | ns |
| tzh | Output Enable Time $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  | 1.0 | 9 | 1.0 | 11 | ns |
| tzL |  |  | 3.0 | 12 | 3.0 | 14 | ns |
| thz | Output Disable Time $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  | 2.0 | 8 | 2.0 | 9 | ns |
| tız |  |  | 2.0 | 8 | 2.0 | 9 | ns |

SWITCHING CHARACTERISTICS for heavy capacitive loading over operating ranges unless otherwise specified

| Symbol | Parameter Description (Note 2) | Test Conditions* | Commercial |  | Military |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| tpLH | Data ( $\mathrm{D}_{\mathrm{i}}$ ) to Output ( $\mathrm{Y}_{\mathrm{i}}$ ) | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{1}=500 \Omega \\ & R_{2}=500 \Omega \end{aligned}$ | 1.0 | 15.5 | 1.0 | 17.0 | ns |
| tpht | Am29C827A (Noninverting) (Note 1) |  | 1.0 | 15.5 | 1.0 | 17.0 | ns |
| tPLH | Data ( $\mathrm{Di}_{\mathrm{i}}$ ) to Output ( $\mathrm{Y}_{\mathrm{i}}$ ) <br> Am29C828A (Inverting ) (Note 1) |  | 1.0 | 13.5 | 0.5 | 15.0 | ns |
| tPHL |  |  | 1.0 | 14 | 0.5 | 15.0 | ns |
| tzH | Output Enable Time $\overline{O E}$ to $\mathrm{Y}_{\mathrm{i}}$ |  | 1.0 | 13.5 | 1.0 | 15.0 | ns |
| tzL |  |  | 3.0 | 17 | 3.0 | 18.0 | ns |
| thz | Output Disable Time $\overline{O E}$ to $\mathrm{Y}_{\mathrm{i}}$ | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =5 \mathrm{pF} \\ \mathrm{R}_{1} & =500 \Omega \\ \mathrm{R}_{2} & =500 \Omega \end{aligned}$ | 2.0 | 7 | 2.0 | 8 | ns |
| tuz |  |  | 2.0 | 7 | 2.0 | 8 | ns |

*See Test Circuit and Waveforms listed in Chapter 2.

## Notes:

1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).
2. These parameters are guaranteed by characterization but not production tested.
