

# < 0.4 $\Omega$ CMOS 1.8 V to 5.5 V, SPST Switches


## ADG801/ADG802

#### **FEATURES**

0.4  $\Omega$  Max ON Resistance @ 125°C 0.08  $\Omega$  Max ON Resistance Flatness @ 125°C 1.8 V to 5.5 V Single Supply Automotive Temperature Range –40°C to +125°C 400 mA Current Carrying Capability Tiny 6-Lead SOT-23 and 8-Lead  $\mu$ SOIC Packages 35 ns Switching Times Low Power Consumption TTL/CMOS-Compatible Inputs Pin Compatible with ADG701/ADG702

APPLICATIONS
Power Routing
Cellular Phones
Modems
PCMCIA Cards
Hard Drives
Data Acquisition Systems
Communication Systems
Relay Replacement
Battery-Powered Systems

#### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

#### GENERAL DESCRIPTION

The ADG801/ADG802 are monolithic CMOS, SPST (Single Pole, Single Throw) switches with On Resistance of less than  $0.4\,\Omega$ . These switches are designed on an advanced submicron process that provides extremely low On Resistance, high switching speed, and low leakage currents.

The low On Resistance of < 0.4  $\Omega$  means these parts are ideal for applications where low On Resistance switching is critical.

The ADG801 is a normally open (NO) switch, while the ADG802 is normally closed (NC). Each switch conducts equally well in both directions when On.

The ADG801 and ADG802 are available in 6-lead SOT-23 and 8-lead  $\mu$ SOIC packages.

#### PRODUCT HIGHLIGHTS

- 1. Low On Resistance (0.25  $\Omega$  typical)
- 2. 1.8 V to 5.5 V single-supply operation
- 3. Tiny 6-lead SOT-23 and 8-lead µSOIC packages
- 4. 400 mA current carrying capability
- 5. Automotive temperature range -40°C to +125°C
- 6. Pin-compatible with ADG701 (ADG801) Pin-compatible with ADG702 (ADG802)

## REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $\label{eq:ADG801ADG802-SPECIFICATIONS} \textbf{1} \ \ \text{($V_{DD}=5$ V$ $\pm 10\%$, $GND=0$ V. All specifications $-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted.)}$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C <sup>2</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 \text{ V to V}_{DD}$	V	
On Resistance (R <sub>ON</sub> )	0.25		22	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA};$
	0.3	0.35	0.4	Ω max	Test Circuit 1
On Resistance Flatness $(R_{FLAT(ON)})$	0.05			Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA}$
V /		0.07	0.08	Ω max	
LEAKAGE CURRENTS					$V_{\rm DD} = 5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$
	±0.25	±3	±30	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$
	±0.25	±3	±30	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA typ	$V_S = V_D = 1 \text{ V, or } 4.5 \text{ V;}$
	±0.25	±3	±30	nA max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INI</sub>			0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$
INE - INII			$\pm 0.1$	μA max	THE THE
C <sub>IN</sub> , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>3</sup>					
t <sub>ON</sub>	35			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF$
ON	45	50	55	ns max	$V_S = 3 V$ ; Test Circuit 4
$t_{ m OFF}$	9			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF$
-011	15	18	21	ns max	$V_S = 3 V$ ; Test Circuit 4
Charge Injection	50			pC typ	$V_S = 2.5 \text{ V}, R_S = 0 \Omega; C_L = 1 \text{ nF};$
g. ,				1 - 31	Test Circuit 5
Off Isolation	-61			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; $f = 100 kHz$ ;
					Test Circuit 6
Bandwidth –3 dB	12			MHz typ	
$C_{S}(OFF)$	180			pF typ	f = 1 MHz
$C_{D}$ (OFF)	180			pF typ	f = 1 MHz
$C_D, C_S(ON)$	420			pF typ	f = 1 MHz
POWER REQUIREMENTS					V <sub>DD</sub> = 5.5 V
$I_{ m DD}$	0.001			μA typ	Digital Inputs = 0 V or 5.5 V
22		1.0	2.0	μA max	, , , , , , , , , , , , , , , , , , ,

Specifications subject to change without notice.

-2-REV. 0

NOTES  $^{1}$ Temperature range is as follows: Automotive Temperature Range:  $-40\,^{\circ}$ C to +125 $^{\circ}$ C.  $^{2}$ On Resistance parameters tested with I<sub>S</sub> = 10 mA.  $^{3}$ Guaranteed by design, not subject to production test.

 $\textbf{SPECIFICATIONS}^{1} \text{ (V}_{DD} = 2.7 \text{ V to } 3.6 \text{ V, GND} = 0 \text{ V. All specifications} -40^{\circ}\text{C to } +125^{\circ}\text{C, unless otherwise noted.)}$ 

Parameter	25°C	-40°C to +85°C	-40°C to +125°C <sup>2</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 \text{ V to V}_{DD}$	V	
On Resistance (R <sub>ON</sub> )	0.4		· · · · · · · · · · · · · · · · · · ·	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA};$
( 010	0.6	0.65	0.7	Ω max	Test Circuit 1
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.1	0.1	0.1	Ω typ	$V_{\rm S} = 0 \text{ V to } V_{\rm DD}, I_{\rm S} = 100 \text{ mA}$
LEAKAGE CURRENTS					V <sub>DD</sub> = 3.6 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_S = 3.3 \text{ V/1 V}, V_D = 1 \text{ V/3.3 V};$
Source off Louingers (off)	±0.25	±3	±30	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01		_30	nA typ	$V_S = 3.3 \text{ V/1 V}, V_D = 1 \text{ V/3.3 V};$
Drum off Bearage in (off)	±0.25	±3	±30	nA max	Test Circuit 2
Channel On Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01	<u> </u>	±30	nA typ	$V_S = V_D = 1 \text{ V, or } 3.3 \text{ V;}$
Chamier on Leakage 15, 15 (O11)	±0.25	±3	±30	nA max	Test Circuit 3
DIOTEAL DIDITEO				111 1 111411	Test sheart s
DIGITAL INPUTS			2.0	***	
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
	_		$\pm 0.1$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>3</sup>					
$t_{ON}$	40			ns typ	$R_L = 50 \Omega, C_L = 35 pF$
	55	60	65	ns max	$V_S = 1.5 \text{ V}$ ; Test Circuit 4
$t_{ m OFF}$	9			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF$
	15	18	21	ns max	$V_S = 1.5 \text{ V}$ ; Test Circuit 4
Charge Injection	10			pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
-					Test Circuit 5
Off Isolation	-61			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ,
					Test Circuit 6
Bandwidth -3 dB	12			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 7
$C_{S}$ (OFF)	180			pF typ	f = 1 MHz
C <sub>D</sub> (OFF)	180			pF typ	f = 1 MHz
$C_D, C_S (ON)$	420			pF typ	f = 1  MHz
POWER REQUIREMENTS					V <sub>DD</sub> = 3.6 V
I <sub>DD</sub>	0.001			μA typ	Digital Inputs = 0 V or 3.6 V
-עע	0.001	1.0	2.0	μA max	2 2 3 10 4
		1.0	2.0	μιιπαλ	

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>Temperature range is as follows: Automotive Temperature Range:  $-40^{\circ}$ C to  $+125^{\circ}$ C. <sup>2</sup>On Resistance parameters tested with  $I_{S} = 10$  mA. <sup>3</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS1

$(T_A = 25^{\circ}C \text{ unless otherwise noted.})$
$V_{DD}$ to GND0.3 V to +7 V
Analog Inputs <sup>2</sup> $-0.3 \text{ V}$ to $V_{DD}$ +0.3 V
or 30 mA, Whichever Occurs First
Digital Inputs <sup>2</sup> $-0.3 \text{ V}$ to $V_{DD}$ +0.3 V
or 30 mA, Whichever Occurs First
Continuous Current, S or D 400 mA
Peak Current, S or D 800 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Operating Temperature Range Automotive40°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature (T <sub>I</sub> max) 150°C
Package Power Dissipation $(T_{J}max - T_{A})/\theta_{JA}$
uSOIC Package
θ <sub>IA</sub> Thermal Impedance
$\theta_{\text{IC}}$ Thermal Impedance
SOT-23 Package (4-Layer Board)
$\theta_{IA}$ Thermal Impedance
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature (<20 seconds)
<del>-</del>
NOTES


<sup>&</sup>lt;sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

#### Table I. Truth Table


ADG801 In	ADG802 In	Switch Condition
0	1	OFF
1	0	ON

#### PIN CONFIGURATIONS

6-Lead Plastic Surface-Mount (SOT-23) (RT-6)



# 8-Lead Small Outline μSOIC (RM-8)



### **ORDERING GUIDE**

Model	Temperature Range	Brand <sup>1</sup>	Package Descriptions	Package Options
ADG801BRT	-40°C to +125°C	SLB	SOT-23 (Plastic Surface-Mount)	RT-6 <sup>2</sup>
ADG801BRM	–40°C to +125°C	SLB	μSOIC (Small Outline)	RM-8
ADG802BRT	–40°C to +125°C	SMB	SOT-23 (Plastic Surface-Mount)	RT-6 <sup>2</sup>
ADG802BRM	–40°C to +125°C	SMB	μSOIC (Small Outline)	RM-8

 $<sup>^{1}\</sup>text{Branding}$  on SOT-23 and  $\mu\text{SOIC}$  packages is limited to three characters due to space constraints.

### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG801/ADG802 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. 0

<sup>&</sup>lt;sup>2</sup>Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

<sup>&</sup>lt;sup>2</sup>Contact factory for availability.

#### **TERMINOLOGY**

V<sub>DD</sub> | Most Positive Power Supply Potential

 $I_{DD}$  Positive Supply Current GND Ground (0 V) Reference

S Source Terminal. May be an input or output.

D Drain Terminal. May be an input or output.

IN Logic Control Input

V<sub>D</sub> (V<sub>S</sub>) Analog Voltage on Terminals D and S R<sub>ON</sub> Ohmic Resistance Between D and S

R<sub>FLAT(ON)</sub> The difference between the maximum and minimum value of On Resistance as measured over the specified

analog signal range.

 $\begin{array}{c|c} I_S \ (OFF) & Source \ Leakage \ Current \ with \ the \ Switch \ OFF \\ I_D \ (OFF) & Drain \ Leakage \ Current \ with \ the \ Switch \ OFF \\ I_D, \ I_S \ (ON) & Channel \ Leakage \ Current \ with \ the \ Switch \ ON \\ \end{array}$ 

 $\begin{array}{ccc} V_{\rm INL} & & {\rm Maximum~Input~Voltage~for~Logic~``0"} \\ V_{\rm INH} & & {\rm Minimum~Input~Voltage~for~Logic~``1"} \\ I_{\rm INL}~(I_{\rm INH}) & & {\rm Input~Current~of~the~Digital~Input} \end{array}$ 

 $\begin{array}{ccc} C_S \ (OFF) & OFF \ Switch \ Source \ Capacitance. \ Measured \ with \ reference \ to \ ground. \\ OFF \ Switch \ Drain \ Capacitance. \ Measured \ with \ reference \ to \ ground. \\ \end{array}$ 

C<sub>D</sub>, C<sub>S</sub> (ON) ON Switch Capacitance. Measured with reference to ground.

C<sub>IN</sub> Digital Input Capacitance

t<sub>ON</sub> Delay between applying the Digital Control Input and the Output Switching ON. See Test Circuit 4.

t<sub>OFF</sub> Delay between applying the Digital Control Input and the Output Switching OFF.

Charge

Injection A measure of the glitch impulse transferred from the Digital Input to the Analog Output during switching.

Off Isolation A measure of unwanted signal coupling through an OFF switch.

Bandwidth The frequency at which the output is attenuated by 3 dBs.


On Response | The frequency response of the ON switch

Insertion


Loss The loss due to the On Resistance of the switch

REV. 0 –5–


## **ADG801/ADG802—Typical Performance Characteristics**




TPC 1. On Resistance vs. V<sub>D</sub> (V<sub>S</sub>)




TPC 2. On Resistance vs.  $V_D(V_S)$  for Different Temperatures




TPC 3. On Resistance vs.  $V_D(V_S)$  for Different Temperatures




TPC 4. Leakage Currents vs. Temperature




TPC 5. Charge Injection vs. Source Voltage




TPC 6.  $t_{ON}/t_{OFF}$  Times vs. Temperature



TPC 7. Off Isolation vs. Frequency




TPC 8. On Response vs. Frequency




TPC 9. Logic Threshold Voltage vs. Supply Voltage

-6- REV. 0


## **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage




Test Circuit 4. Switching Times



Test Circuit 5. Charge Injection



Test Circuit 6. Off Isolation



Test Circuit 7. Bandwidth

REV. 0 -7-

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm)

