

Low-Cost 270 MHz Differential Receiver Amplifiers

AD8129/AD8130

FEATURES

High Speed

AD8130: 270 MHz, 1090 V/ μ s @ G = 1 AD8129: 200 MHz, 1060 V/ μ s @ G = 10

High CMRR

94 dB Min, DC to 100 kHz 80 dB Min @ 2 MHz

70 dB @ 10 MHz High-Input Impedance: 1 M Ω Differential Input Common-Mode Range ± 10.5 V

Low Noise

AD8130: 12.5 nV/ $\sqrt{\text{Hz}}$ AD8129: 4.5 nV/ $\sqrt{\text{Hz}}$

Low Distortion, 1 V p-p @ 5 MHz:

AD8130, -79 dBc Worst Harmonic @ 5 MHz AD8129, -74 dBc Worst Harmonic @ 5 MHz

User-Adjustable Gain

No External Components for G=1Power Supply Range +4.5 V to ± 12.6 V Power-Down

APPLICATIONS

High-Speed Differential Line Receiver Differential-to-Single-Ended Converter High-Speed Instrumentation Amp Level-Shifting

GENERAL DESCRIPTION

The AD8129 and AD8130 are designed as receivers for the transmission of high-speed signals over twisted-pair cables to work with the AD8131 or AD8132 drivers. Either can be used for analog or digital video signals and for high-speed





Figure 1. AD8129 CMRR vs. Frequency

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAM (Top View) SO-8 (R) and Micro_SO-8 (RM)



data transmission. The AD8129 and AD8130 are differential-to-single-ended amplifiers with extremely high CMRR at high frequency. Therefore, they can also be effectively used as high-speed instrumentation amps or for converting differential signals to single-ended signals.

The AD8129 is a low-noise high-gain (10 or greater) version intended for applications over very long cables where signal attenuation is significant. The AD8130 is stable at a gain of one and can be used for those applications where lower gains are required. Both have user adjustable gain to help compensate for losses in the transmission line. The gain is set by the ratio of two resistor values. The AD8129 and AD8130 have very high input impedance on both inputs regardless of the gain setting.

The AD8129 and AD8130 have excellent common-mode rejection (70 dB @ 10 MHz) allowing the use of low cost unshielded twisted-pair cables without fear of corruption by external noise sources or crosstalk.

The AD8129 and AD8130 have a wide power supply range from single 5 V supply to ±12 V, allowing wide common-mode and differential-mode voltage ranges while maintaining signal integrity. The wide common-mode voltage range will enable the driver receiver pair to operate without isolation transformers in many systems where the ground potential difference between drive and receive locations is many volts. The AD8129 and AD8130 have considerable cost and performance improvements over op amps and other multi-amplifier receiving solutions.




Figure 2. Typical Connection Configuration

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2001

AD8129/AD8130-SPECIFICATIONS

 $\pm 5 \text{ V SPECIFICATIONS} \text{ (AD8129 G} = 10, \text{ AD8130 G} = 1, T_A = 25^{\circ}\text{C}, V_S = \pm 5 \text{ V}, \text{ REF} = 0 \text{ V}, \overline{PD} \geq V_{IH}, R_L = 1 \text{ k}\Omega, C_L = 2 \text{ pF, unless otherwise noted.}$

Model Parameter	Conditions	Min A	AD8129A Typ	Max	Min Al	D8130A Typ	Max	Unit
DYNAMIC PERFORMANCE -3 dB Bandwidth Bandwidth for 0.1 dB Flatness Slew Rate Settling Time Rise and Fall Time Output Overdrive Recovery	$\begin{split} &V_{OUT} \leq 0.3 \ V \ p\text{-p} \\ &V_{OUT} = 2 \ V \ p\text{-p} \\ &V_{OUT} \leq 0.3 \ V \ p\text{-p}, \ SOIC/\mu SOIC \\ &V_{OUT} = 2 \ V \ p\text{-p}, \ 25\% \ \ \text{to} \ 75\% \\ &V_{OUT} = 2 \ V \ p\text{-p}, \ 0.1\% \\ &V_{OUT} \leq 1 \ V \ p\text{-p}, \ 10\% \ \ \text{to} \ 90\% \end{split}$	175 170 925	200 190 30/50 1060 20 1.7 30		240 140 950	270 155 45 1090 20 1.4 40		MHz MHz MHz V/µs ns ns
NOISE/DISTORTION Second Harmonic/Third Harmonic IMD Output IP3 Input Voltage Noise (RTI) Input Current Noise (+IN, -IN) Input Current Noise (REF, FB) Differential Gain Error Differential Phase Error	$\begin{split} &V_{OUT} = 1 \ V \ p\text{-p, 5 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 5 MHz} \\ &V_{OUT} = 1 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 1 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 10 MHz} \\ &f \ge 100 \ k\text{Hz} \\ &f \ge 100 \ k\text{Hz} \\ &f \ge 100 \ k\text{Hz} \\ &AD8130, \ G = 2, \ NTSC \ 200 \ IRE, \ R_L \ge 150 \ \Omega \\ &AD8130, \ G = 2, \ NTSC \ 200 \ IRE, \ R_L \ge 150 \ \Omega \end{split}$		-74/-84 -68/-74 -67/-81 -61/-70 -67 25 4.5 1 1.4 0.3 0.1			-79/-86 -74/-81 -74/-80 -74/-76 -70 26 12.5 1 1.4 0.13 0.15		dBc dBc dBc dBc dBm nV/√Hz pA/√Hz pA/√Hz % Degrees
INPUT CHARACTERISTICS Common-Mode Rejection Ratio CMRR with V _{OUT} = 1 V p-p Common-Mode Voltage Range Differential Operating Range Differential Clipping Level Resistance Capacitance	DC to 100 kHz, $V_{CM} = -3 \text{ V}$ to +3.5 V $V_{CM} = 1 \text{ V}$ p-p @ 2 MHz $V_{CM} = 1 \text{ V}$ p-p @ 10 MHz $V_{CM} = 2 \text{ V}$ p-p @ 1 kHz, $V_{OUT} = \pm 0.5 \text{ V}$ dc $V_{+IN} - V_{-IN} = 0 \text{ V}$ Differential Common-Mode Differential Common-Mode	94 80 ±0.6	70 100 ±3.5 ±0.5 ±0.75 1 4 3	±0.85	90 80 ±2.3	110 70 83 ±3.8 ±2.5 ±2.8 6 4 3 4	±3.3	dB dB dB dB V V V MΩ MΩ pF pF
DC PERFORMANCE Closed-Loop Gain Error Open-Loop Gain Gain Nonlinearity Input Offset Voltage Input Offset Voltage vs. Supply Input Bias Current (+IN, -IN) Input Bias Current (REF, FB) Input Offset Current	$\begin{split} &V_{OUT} = \pm 1 \ V, \ R_L \geq 150 \ \Omega \\ &T_{MIN} \ to \ T_{MAX} \\ &V_{OUT} = \pm 1 \ V \\ &V_{OUT} = \pm 1 \ V \\ &V_{OUT} = \pm 1 \ V \\ \end{split}$ $&T_{MIN} \ to \ T_{MAX} \\ &T_{MIN} \ to \ T_{MAX} \\ &+V_S = +5 \ V, -V_S = -4.5 \ V \ to -5.5 \ V \\ &-V_S = -5 \ V, +V_S = +4.5 \ V \ to +5.5 \ V \end{split}$ $&T_{MIN} \ to \ T_{MAX} \ (+IN, -IN, REF, FB) \\ &(+IN, -IN, REF, FB) \\ &T_{MIN} \ to \ T_{MAX} \end{split}$		± 0.4 20 88 250 0.2 2 -90 -94 ± 0.5 ± 1 5 ± 0.08 0.2	±1.5 0.8 1.4 -84 -86 ±2 ±3.5 ±0.4		± 0.15 10 74 200 0.4 10 -78 -80 ± 0.5 ± 1 5 ± 0.08 0.2	±0.6 1.8 3.5 -74 -74 ±2 ±3.5 ±0.4	% ppm/°C dB ppm mV µV/°C mV dB dB µA µA nA/°C µA
OUTPUT PERFORMANCE Voltage Swing Output Current Short Circuit Current Output Impedance	R_{LOAD} = 150 Ω /1 $k\Omega$ To Common $\frac{T_{MIN}}{PD}$ to T_{MAX} $\frac{PD}{PD} \le V_{IL}$, In Power-Down Mode	3.6/4.0	40 -60/+55 -240 10		3.6/4.0	40 -60/+55 -240 10		±V mA mA μΑ/°C pF
POWER SUPPLY Operating Voltage Range Quiescent Supply Current	$\begin{split} & \text{Total Supply Voltage} \\ & \frac{T_{\text{MIN}}}{PD} \text{ to } T_{\text{MAX}} \\ & \frac{PD}{PD} \leq V_{\text{IL}}, \\ & \frac{PD}{PD} \leq V_{\text{IL}}, T_{\text{MIN}} \text{ to } T_{\text{MAX}} \end{split}$	±2.25	10.8 36 0.68	±12.6 11.6 0.85	±2.25	10.8 36 0.68	±12.6 11.6 0.85	V mA μΑ/°C mA mA
$\overline{\overline{PD}} PIN$ V_{IH} V_{IL} I_{IH} I_{IL} Input Resistance $Enable Time$	$\frac{\overline{PD}}{\overline{PD}} = \operatorname{Min} V_{IH}$ $\frac{\overline{PD}}{\overline{PD}} = \operatorname{Max} V_{IL}$ $\frac{\overline{PD}}{\overline{PD}} \le +V_S - 3 \text{ V}$ $\overline{PD} \ge +V_S - 2 \text{ V}$	+V _S – 1.5	12.5 100 0.5	+V _S - 2.5 -30 -50	+V _S - 1.5	12.5 100 0.5	+V _S - 2.5 -30 -50	V V μΑ μΑ kΩ kΩ

Specifications subject to change without notice.

 $\pm 12 \text{ V SPECIFICATIONS} \text{ (AD8129 G} = 10, \text{ AD8130 G} = 1, \text{ T_A} = 25^{\circ}\text{C}, \text{ V_S} = \pm 12 \text{ V}, \text{ REF} = 0 \text{ V}, \overline{PD} \geq \text{V_{IH}}, \text{ R_L} = 1 \text{ k}\Omega, \text{ C_L} = 2 \text{ pF}, \text{ unless otherwise noted.)}$

Model Parameter	Conditions	Min	AD8129A Typ	Max	Min Al	D8130A Typ	Max	Unit
DYNAMIC PERFORMANCE -3 dB Bandwidth Bandwidth for 0.1 dB Flatness Slew Rate Settling Time Rise and Fall Time Output Overdrive Recovery	$\begin{split} &V_{OUT} \leq 0.3 \text{ V p-p} \\ &V_{OUT} = 2 \text{ V p-p} \\ &V_{OUT} \leq 0.3 \text{ V p-p, SOIC/}\mu\text{SOIC} \\ &V_{OUT} \leq 2 \text{ V p-p, 25\% to 75\%} \\ &V_{OUT} = 2 \text{ V p-p, 0.1\%} \\ &V_{OUT} \leq 1 \text{ V p-p, 10\% to 90\%} \end{split}$	175 170 935	200 195 50/70 1070 20 1.7 40		250 150 960	290 175 110 1100 20 1.4 40		MHz MHz MHz V/µs ns ns
NOISE/DISTORTION Second Harmonic/Third Harmonic IMD Output IP3 Input Voltage Noise (RTI) Input Current Noise (+IN, -IN) Input Current Noise (REF, FB) Differential Gain Error Differential Phase Error	$\begin{split} &V_{OUT} = 1 \ V \ p\text{-p, 5 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 5 MHz} \\ &V_{OUT} = 1 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 1 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 10 MHz} \\ &V_{OUT} = 2 \ V \ p\text{-p, 10 MHz} \\ &f \geq 10 \ k\text{Hz} \\ &f \geq 100 \ k\text{Hz} \\ &f \geq 100 \ k\text{Hz} \\ &AD8130, G = 2, NTSC \ 200 \ IRE, R_L \geq 150 \ \Omega \\ &AD8130, G = 2, NTSC \ 200 \ IRE, R_L \geq 150 \ \Omega \end{split}$		-71/-84 -65/-74 -65/-82 -59/-70 -67 25 4.6 1 1.4 0.3 0.1			-79/-86 -74/-81 -74/-80 -74/-74 -70 26 13 1 1.4 0.13 0.2		dBc dBc dBc dBc dBm nV/√Hz pA/√Hz pA/√Hz % Degrees
INPUT CHARACTERISTICS Common-Mode Rejection Ratio CMRR with V _{OUT} = 1 V p-p Common-Mode Voltage Range Differential Operating Range Differential Clipping Level Resistance Capacitance	$\begin{array}{c} DC \ to \ 100 \ kHz, \ V_{CM} = \pm 10 \ V \\ V_{CM} = 1 \ V \ p-p \ @ \ 2 \ MHz \\ V_{CM} = 1 \ V \ p-p \ @ \ 10 \ MHz \\ V_{CM} = 4 \ V \ p-p \ @ \ 1 \ kHz, \ V_{OUT} = \pm 0.5 \ V \ dc \\ V_{+IN} - V_{-IN} = 0 \ V \\ \\ \hline \\ Differential \\ Common-Mode \\ Differential \\ Common-Mode \\ \end{array}$	92 80 ±0.6	$ \begin{array}{c} 70 \\ 93 \\ \pm 10.3 \\ \pm 0.5 \\ \pm 0.75 \\ 1 \\ 4 \\ 3 \\ 4 \end{array} $	±0.85	88 80 ±2.3	105 70 80 ±10.5 ±2.5 ±2.8 6 4 3 4	±3.3	dB dB dB dB V V V MΩ MΩ pF pF
DC PERFORMANCE Closed-Loop Gain Error Open-Loop Gain Gain Nonlinearity Input Offset Voltage Input Offset Voltage vs. Supply Input Bias Current (+IN, -IN) Input Bias Current (REF, FB) Input Offset Current	$\begin{split} &V_{OUT} = \pm 1 \text{ V, } R_L \geq 150 \Omega \\ &T_{MIN} \text{ to } T_{MAX} \\ &V_{OUT} = \pm 1 \text{ V} \\ &V_{OUT} = \pm 1 \text{ V} \\ &T_{MIN} \text{ to } T_{MAX} \\ &T_{MIN} \text{ to } T_{MAX} \\ &+ V_S = +12 \text{ V, } -V_S = -11.0 \text{ V to } -13.0 \text{ V} \\ &- V_S = -12 \text{ V, } +V_S = +11.0 \text{ V to } +13.0 \text{ V} \\ &T_{MIN} \text{ to } T_{MAX} \text{ (+IN, } -IN, \text{ REF, FB)} \\ &(+IN, -IN, \text{ REF, FB)} \\ &T_{MIN} \text{ to } T_{MAX} \end{split}$		±0.8 20 87 250 0.2 2 -88 -92 ±0.25 ±0.5 2.5 ±0.08 0.2	±1.8 0.8 1.4 -82 -84 ±2 ±3.5 ±0.4		± 0.15 10 73 200 0.4 10 -77 -88 ± 0.25 ± 0.5 2.5 ± 0.08 0.2	±0.6 1.8 3.5 -70 -70 ±2 ±3.5 ±0.4	% ppm/°C dB ppm mV µV/°C mV dB dB µA µA nA/°C
OUTPUT PERFORMANCE Voltage Swing Output Current Short Circuit Current Output Impedance	R_{LOAD} = 700 Ω To Common T_{MIN} to T_{MAX} $\overline{PD} \le V_{IL}$, In Power-Down Mode	±10.8	40 -60/+55 -240 10		±10.8	40 -60/+55 -240 10		V mA mA μA/°C pF
POWER SUPPLY Operating Voltage Range Quiescent Supply Current	$\begin{split} & Total \ Supply \ Voltage \\ & \frac{T_{MIN} \ to \ T_{MAX}}{PD} \leq V_{IL} \\ & \overline{PD} \leq V_{IL}, T_{MIN} \ to \ T_{MAX} \end{split}$	±2.25	13 43 0.73	±12.6 13.9 0.9 1.1	±2.25	13 43 0.73	±12.6 13.9 0.9 1.1	V mA μΑ/°C mA mA
$\overline{\overline{PD}} \ PIN$ V_{IH} V_{IL} I_{IH} I_{IL} $Input \ Resistance$ $Enable \ Time$	$\begin{aligned} & \overline{\underline{PD}} = Min \ V_{IH} \\ & \overline{\underline{PD}} = Max \ V_{IL} \\ & \overline{\underline{PD}} \leq +V_S - 3 \ V \\ & \overline{\underline{PD}} \geq +V_S - 2 \ V \end{aligned}$	+V _S – 1.5	3 100 0.5	+V _S - 2.5 -30 -50	+V _S - 1.5	3 100 0.5	+V _S - 2.5 -30 -50	V V μΑ μΑ kΩ kΩ

Specifications subject to change without notice.

AD8129/AD8130-SPECIFICATIONS

Model Parameter	Conditions	Min	AD8129A Typ	Max	Min Al	D8130A Typ	Max	Unit
DYNAMIC PERFORMANCE -3 dB Bandwidth Bandwidth for 0.1 dB Flatness Slew Rate Settling Time Rise and Fall Time Output Overdrive Recovery	$\begin{split} &V_{OUT} \leq 0.3 \ V \ p\text{-p} \\ &V_{OUT} = 1 \ V \ p\text{-p} \\ &V_{OUT} \leq 0.3 \ V \ p\text{-p}, \ SOIC/\mu SOIC \\ &V_{OUT} = 2 \ V \ p\text{-p}, \ 25\% \ \ \text{to} \ 75\% \\ &V_{OUT} = 2 \ V \ p\text{-p}, \ 0.1\% \\ &V_{OUT} \leq 1 \ V \ p\text{-p}, \ 10\% \ \ \text{to} \ 90\% \end{split}$	160 160 810	185 185 25/40 930 20 1.8 20		220 180 810	250 205 25 930 20 1.5 30		MHz MHz MHz V/µs ns ns
NOISE/DISTORTION Second Harmonic/Third Harmonic IMD Output IP3 Input Voltage Noise (RTI) Input Current Noise (+IN, -IN) Input Current Noise (REF, FB) Differential Gain Error Differential Phase Error	$\begin{split} &V_{OUT} = 1 \text{ V p-p, 5 MHz} \\ &V_{OUT} = 2 \text{ V p-p, 5 MHz} \\ &V_{OUT} = 1 \text{ V p-p, 10 MHz} \\ &V_{OUT} = 1 \text{ V p-p, 10 MHz} \\ &V_{OUT} = 2 \text{ V p-p, 10 MHz} \\ &V_{OUT} = 2 \text{ V p-p, 10 MHz} \\ &V_{OUT} = 2 \text{ V p-p, 10 MHz} \\ &f \geq 10 \text{ kHz} \\ &f \geq 100 \text{ kHz} \\ &f \geq 100 \text{ kHz} \\ &AD8130, G = 2, \text{NTSC 100 IRE, R}_L \geq 150 \Omega \\ &AD8130, G = 2, \text{NTSC 100 IRE, R}_L \geq 150 \Omega \end{split}$		-68/-75 -62/-64 -63/-70 -56/-58 -67 25 4.5 1 1.4 0.3 0.1			-72/-79 -65/-71 -60/-62 -68/-68 -70 26 12.3 1 1.4 0.13 0.15		dBc dBc dBc dBc dBm nV/√Hz pA/√Hz pA/√Hz % Degree
INPUT CHARACTERISTICS Common-Mode Rejection Ratio CMRR with V _{OUT} = 1 V p-p Common-Mode Voltage Range Differential Operating Range Differential Clipping Level Resistance Capacitance	$\begin{array}{c} DC \ to \ 100 \ kHz, \ V_{CM} = 1.5 \ V \ to \ 3.5 \ V \\ V_{CM} = 1 \ V \ p-p \ @ \ 1 \ MHz \\ V_{CM} = 1 \ V \ p-p \ @ \ 10 \ MHz \\ V_{CM} = 1 \ V \ p-p \ W_{CM} = 1 \ V \ P-p \ W_{CM} = 1 \ V \ P-p \ W_{CM} = 1 \ V$	86 80 ±0.6	96 70 80 1.25 to 3.7 ±0.5 ±0.75 1 4 3 4	±0.85	86 80 ±2.3	96 70 72 1.25 to 3. ±2.5 ±2.8 6 4 3 4	8 ±3.3	$\begin{array}{c} dB \\ dB \\ dB \\ dB \\ V \\ V \\ V \\ M\Omega \\ M\Omega \\ pF \\ pF \end{array}$
DC PERFORMANCE Closed-Loop Gain Error Open-Loop Gain Gain Nonlinearity Input Offset Voltage Input Offset Voltage vs. Supply Input Bias Current (+IN, -IN) Input Bias Current (REF, FB) Input Offset Current	$\begin{split} &V_{OUT} = \pm 1 \ V, \ R_L \geq 150 \ \Omega \\ &T_{MIN} \ to \ T_{MAX} \\ &V_{OUT} = \pm 1 \ V \\ &V_{OUT} = \pm 1 \ V \\ &T_{MIN} \ to \ T_{MAX} \\ &T_{MIN} \ to \ T_{MAX} \\ &+V_S = 5 \ V, -V_S = -0.5 \ V \ to \ +0.5 \ V \\ &-V_S = 0 \ V, +V_S = +4.5 \ V \ to \ +5.5 \ V \\ &T_{MIN} \ to \ T_{MAX} \ (+IN, -IN, REF, FB) \\ &(+IN, -IN, REF, FB) \\ &T_{MIN} \ to \ T_{MAX} \end{split}$		±0.25 20 86 250 0.2 2 -88 -100 ±0.5 ±1 5 ±0.08 0.2	±1.25 0.8 1.4 -80 -86 ±2 ±3.5 ±0.4		± 0.1 20 71 200 0.4 10 -74 -90 ± 0.5 ± 1 5 ± 0.08 0.2	±0.6 1.8 3.5 -70 -76 ±2 ±3.5 ±0.4	% ppm/°C dB ppm mV μV/°C mV dB dB μA μA ηA/°C μA
OUTPUT PERFORMANCE Voltage Swing Output Current Short Circuit Current Output Impedance	$R_{LOAD} \geq 150~\Omega$ $To~Common$ $T_{MIN}~to~T_{MAX}$ $PD \leq V_{II},~In~Power-Down~Mode$	1.1	35 -60/+55 -240 10	3.9	1.1	35 -60/+55 -240 10	3.9	V mA mA μA/°C pF
POWER SUPPLY Operating Voltage Range Quiescent Supply Current	$\begin{aligned} & Total \ Supply \ Voltage \\ & \frac{T_{MIN}}{PD} \ to \ T_{MAX} \\ & \frac{PD}{PD} \le V_{IL}, T_{MIN} \ to \ T_{MAX} \end{aligned}$	±2.25	9.9 33 0.65	±12.6 10.6 0.85	±2.25	9.9 33 0.65	±12.6 10.6 0.85	V mA μΑ/°C mA mA
$\overline{\overline{PD}} PIN$ V_{IH} V_{IL} I_{IH} I_{IL} Input Resistance $Enable Time$	$\begin{aligned} & \overline{PD} = Min \ V_{IH} \\ & \overline{PD} = Max \ V_{IL} \\ & \overline{PD} \leq +V_S - 3 \ V \\ & \overline{PD} \geq +V_S - 2 \ V \end{aligned}$	+V _S - 1.5	12.5 100 0.5	+V _S - 2.5 -30 -50	+V _S - 1.5	12.5 100 0.5	+V _S - 2.5 -30 -50	V V μΑ μΑ kΩ kΩ

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1, 2

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

³Refer to Applications section, Extreme Operating Condition, and Power Dissipation.





Figure 3. Maximum Power Dissipation vs. Temperature

CONNECTION DIAGRAM (Top View)

SO-8 (R) and Micro_SO-8 (RM)



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding Information
AD8129AR AD8129AR-REEL ¹ AD8129AR-REEL7 ² AD8129ARM AD8129ARM-REEL ³ AD8129ARM-REEL7 ² AD8129-EVAL	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead Micro_SO 8-Lead Micro_SO 8-Lead Micro_SO Evaluation Board with SOIC	SO-8 13" Tape and Reel 7" Tape and Reel RM-8 13" Tape and Reel 7" Tape and Reel	HQA HQA HQA
AD8130AR AD8130AR-REEL ¹ AD8130AR-REEL7 ² AD8130ARM AD8130ARM-REEL ³ AD8130ARM-REEL7 ² AD8130-EVAL	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead Micro_SO 8-Lead Micro_SO 8-Lead Micro_SO 8-Lead Micro_SO Evaluation Board with SOIC	SO-8 13" Tape and Reel 7" Tape and Reel RM-8 13" Tape and Reel 7" Tape and Reel	HPA HPA HPA

NOTES

CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8129/AD8130 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -5-

 $^{^2\}mathrm{Thermal}$ Resistance measured on SEMI standard 4-layer board.

⁸⁻Lead SOIC: θ_{JA} = 121°C/W; 8-Lead Micro_SO: θ_{JA} = 142°C/W


¹13" Reel of 2500 each.

²7" Reel of 1000 each.


^{313&}quot; Reel of 3000 each.

AD8130 Frequency Response Characteristics


(G = 1, R_L = 1 k Ω , C_L = 2 pF, V_{OUT} = 0.3 V p-p, T_A = 25°C, unless otherwise noted.)




TPC 1. AD8130 Frequency Response vs. Supply, $V_{OUT} = 0.3 \text{ V p-p}$




TPC 2. AD8130 Frequency Response vs. Supply, $V_{OUT} = 1 V p-p$




TPC 3. AD8130 Frequency Response vs. Supply, $V_{OUT} = 2 V p - p$




TPC 4. AD8130 Frequency Response vs. Load Capacitance




TPC 5. AD8130 Fine Scale Response vs. Supply, $R_L = 1 \text{ k}\Omega$




TPC 6. AD8130 Fine Scale Response vs. Supply, $R_L = 150 \Omega$



TPC 7. AD8130 Frequency Response vs. Supply, $R_L = 150 \Omega$




TPC 8. AD8130 Frequency Response vs. Supply, G = 2, $V_{OUT} = 0.3 \text{ V p-p}$




TPC 9. AD8130 Frequency Response vs. Supply, G = 2, $V_{OUT} = 2$ V p-p


-6- REV. 0




TPC 10. AD8130 Frequency Response for Various R_F/R_G




TPC 11. AD8130 Fine Scale Response vs. Supply, G = 2, $R_L = 1$ k Ω




TPC 12. AD8130 Fine Scale Response vs. Supply, G = 2, $R_L = 150 \Omega$




TPC 13. AD8130 Frequency Response vs. Supply, G=2, $R_L=150~\Omega$




TPC 14. AD8130 Fine Scale Response vs. Supply, G = 5, G = 10, $V_{OUT} = 2 V p-p$




TPC 15. AD8130 Frequency Response vs. Supply, G = 5, G = 10, $V_{OUT} = 2 V p-p$



TPC 16. AD8130 Frequency Response vs. Supply, G = 5, G = 10, $R_L = 150 \Omega$



TPC 17. AD8130 Frequency Response for Various Output Levels




TPC 18. AD8130 Basic Frequency Response Test Circuit


REV. 0 -7-

AD8129 Frequency Response Characteristics


(G = 10, R_L = 1 k Ω , C_L = 2 pF, V_{OUT} = 0.3 V p-p, T_A = 25°C, unless otherwise noted.)




TPC 19. AD8129 Frequency Response vs. Supply, $V_{OUT} = 0.3 V p-p$




TPC 20. AD8129 Frequency Response vs. Supply, $V_{OUT} = 1 V p-p$




TPC 21. AD8129 Frequency Response vs. Supply, $V_{OUT} = 2 V p-p$




TPC 22. AD8129 Frequency Response vs. Load Capacitance




TPC 23. AD8129 Fine Scale Response vs. Supply, $R_L = 1 \text{ k}\Omega$




TPC 24. AD8129 Fine Scale Response vs. Supply, $R_L = 150 \, \Omega$



TPC 25. AD8129 Frequency Response vs. Supply, $R_L = 150 \Omega$




TPC 26. AD8129 Frequency Response vs. Supply, G = 20, $V_{OUT} = 0.3 V p-p$




TPC 27. AD8129 Frequency Response vs. Supply, G = 20, $V_{OUT} = 2 V p-p$


-8- REV. 0




TPC 28. AD8129 Fine Scale Response vs. SOIC and μ SOIC for Various R_F/R_G




TPC 29. AD8129 Fine Scale Response vs. Supply




TPC 30. AD8129 Fine Scale Response vs. Supply




TPC 31. AD8129 Frequency Response vs. Supply, G = 20, $R_L = 150 \Omega$




TPC 32. AD8129 Fine Scale Response vs. Supply, G = 50, G = 100, $V_{OUT} = 2 \ V \ p-p$




TPC 33. AD8129 Frequency Response vs. Supply, G = 50, G = 100, $V_{OUT} = 2 \ V \ p-p$



TPC 34. AD8129 Frequency Response vs. Supply, G = 50, G = 100, $R_L = 150 \,\Omega$



TPC 35. AD8129 Frequency Response for Various Output Levels




TPC 36. AD8129 Basic Frequency Response Test Circuit


REV. 0 -9-

AD8130 Harmonic Distortion Characteristics


($R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)




TPC 37. AD8130 Second Harmonic Distortion vs. Frequency




TPC 38. AD8130 Second Harmonic Distortion vs. Frequency




TPC 39. AD8130 Second Harmonic Distortion vs. Output Voltage




TPC 40. AD8130 Third Harmonic Distortion vs. Frequency




TPC 41. AD8130 Third Harmonic Distortion vs. Frequency




TPC 42. AD8130 Third Harmonic Distortion vs. Output Voltage



TPC 43. AD8130 Second Harmonic Distortion vs. Frequency



TPC 44. AD8130 Third Harmonic Distortion vs. Frequency




TPC 45. AD8130 Harmonic Distortion vs. Output Voltage


-10- REV. 0

AD8129 Harmonic Distortion Characteristics


 $(R_1 = 1 \text{ k}\Omega, C_1 = 2 \text{ pF}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$




TPC 46. AD8129 Second Harmonic Distortion vs. Frequency




TPC 47. AD8129 Second Harmonic Distortion vs. Frequency




TPC 48. AD8129 Second Harmonic Distortion vs. Output Voltage




TPC 49. AD8129 Third Harmonic Distortion vs. Frequency




TPC 50. AD8129 Third Harmonic Distortion vs. Frequency




TPC 51. AD8129 Third Harmonic Distortion vs. Output Voltage



TPC 52. AD8129 Second Harmonic Distortion vs. Frequency




TPC 53. AD8129 Third Harmonic Distortion vs. Frequency




TPC 54. AD8129 Harmonic Distortion vs. Output Voltage


REV. 0 –11–




TPC 55. AD8130 Harmonic Distortion vs. Common-Mode Voltage




TPC 56. AD8130 Harmonic Distortion vs. Load Resistance




TPC 57. AD8130 Harmonic Distortion vs. Load Resistance




TPC 58. AD8129 Harmonic Distortion vs. Common-Mode Voltage




TPC 59. AD8129 Harmonic Distortion vs. Load Resistance




TPC 60. AD8129 Harmonic Distortion vs. Load Resistance



TPC 61. AD8129/AD8130 Basic Distortion Test Circuit, $V_{CM} = 0$ V Unless Otherwise Noted




TPC 62. AD8129/AD8130 Input Current Noise vs. Frequency




TPC 63. AD8129/AD8130 Input Voltage Noise vs. Frequency


-12- REV. 0




TPC 64. AD8130 Common-Mode Rejection vs. Frequency




TPC 65. AD8130 Positive Power Supply Rejection vs. Frequency




TPC 66. AD8130 Negative Power Supply Rejection vs. Frequency




TPC 67. AD8129 Common-Mode Rejection vs. Frequency




TPC 68. AD8129 Positive Power Supply Rejection vs. Frequency




TPC 69. AD8129 Negative Power Supply Rejection vs. Frequency



TPC 70. AD8130 Open Loop Gain and Phase vs. Frequency



TPC 71. AD8129 Open Loop Gain and Phase vs. Frequency





TPC 72. Closed-Loop Output Impedance vs. Frequency


REV. 0 -13-

AD8130 Transient Response Characteristics

(G = 1, $R_L=1~k\Omega,\, C_L=2~pF,\, V_S=\pm5~V,\, T_A=25^{\circ}C,\, unless otherwise noted.)$










TPC 73. AD8130 Transient Response, $V_S = \pm 2.5 \text{ V}$, $V_{OUT} = 1 \text{ V p-p}$

TPC 74. AD8130 Transient Response, $V_S = \pm 5 \text{ V}, V_{OUT} = 1 \text{ V p-p}$


TPC 75. AD8130 Transient Response, $V_S = \pm 12 \ V, \ V_{OUT} = 1 \ V \ p-p$









TPC 77. AD8130 Transient Response vs. Supply, $V_{OUT} = 1 \ V \ p$ -p, $C_L = 5 \ pF$




TPC 78. AD8130 Transient Response vs. Supply, $V_{OUT} = 2 V p$ -p, $C_L = 5 pF$



TPC 79. AD8130 Transient Response vs. Load Capacitance, $V_{OUT} = 0.2 V p-p$




TPC 80. AD8130 Transient Response vs. Output Amplitude, $V_{OUT} = 0.5 \text{ V p-p}, 1 \text{ V p-p}, 2 \text{ V p-p}$




TPC 81. AD8130 Transient Response vs. Output Amplitude, $V_{OUT} = 1 \ V \ p-p, \ 2 \ V \ p-p, \ 4 \ V \ p-p$


-14- REV. 0




TPC 82. AD8130 Transient Response vs. Load Capacitance, $V_{OUT} = 1 \ V \ p$ -p, G = 2




TPC 83. AD8130 Transient Response vs. Supply, $V_{OUT} = 2 V p$ -p, G = 2




TPC 84. AD8130 Transient Response vs. Load Capacitance, $V_{OUT} = 8 V p-p$




TPC 85. AD8130 Transient Response with +3 V Common-Mode Input




TPC 86. AD8130 Transient Response with –3 V Common-Mode Input




TPC 87. AD8130 Transient Response, $V_{OUT} = 10 \text{ V p-p}, G = 2, V_S = \pm 12 \text{ V}$



TPC 88. AD8130 Transient Response vs. Output Amplitude



TPC 89. AD8130 Transient Response, $V_{OUT} = 8 \ V \ p-p, \ G = 5, \ V_S = \pm 5 \ V$





TPC 90. AD8130 Transient Response, $V_{OUT} = 20 \ V \ p$ -p, $G = 5, \ V_S = \pm 12 \ V$


REV. 0 –15–

AD8129 Transient Response Characteristics

(G = 10, R_F = 2 k Ω , R_G = 221 Ω , R_L = 1 k Ω , C_L = 1 pF, V_S = ± 5 V, T_A = 25°C, unless otherwise noted.)










TPC 91. AD8129 Transient Response, $V_S = \pm 2.5 V$, $V_{OUT} = 1 V p$ -p

TPC 92. AD8129 Transient Response, $V_S = \pm 5 \text{ V}$, $V_{OUT} = 1 \text{ V } p\text{-}p$

TPC 93. AD8129 Transient Response, $V_S = \pm 12 \ V$, $V_{OUT} = 1 \ V \ p$ -p









TPC 94. AD8129 Transient Response vs. Supply, $V_{OUT} = 0.4 \text{ V p-p}$


TPC 95. AD8129 Transient Response vs. Supply, $V_{OUT} = 1 \ V \ p$ -p, $C_L = 5 \ pF$

TPC 96. AD8129 Transient Response vs. Supply, $V_{OUT} = 2 V p$ -p, $C_L = 5 pF$




vs. Load Capacitance, $V_{OUT} = 0.4 \text{ V p-p}$






TPC 98. AD8129 Transient Response vs. Output Amplitude, $V_{OUT} = 0.5 \text{ V p-p}, 1 \text{ V p-p}, 2 \text{ V p-p}$




TPC 99. AD8129 Transient Response vs. Output Amplitude, $V_{OUT} = 1 \ V \ p-p, \ 2 \ V \ p-p, \ 4 \ V \ p-p$


-16- REV. 0




TPC 100. AD8129 Transient Response, $V_{OUT} = 1 \ V \ p$ -p, $V_S = \pm 2.5 \ V \ to \pm 12 \ V$




TPC 101. AD8129 Transient Response, $V_{OUT} = 2 \ V \ p\text{-}p$, $V_S = \pm 5 \ V$




TPC 102. AD8129 Transient Response, $V_{OUT} = 8 V p-p$, $V_S = \pm 5 V$




TPC 103. AD8129 Transient Response with +3.5 V Common-Mode Input




TPC 104. AD8129 Transient Response with –3.5 V Common-Mode Input




TPC 105. AD8129 Transient Response, $V_{OUT} = 10 \ V \ p-p, \ G = 20$



TPC 106. AD8129 Transient Response vs. Output Amplitude, $V_{OUT} = 1 \ V \ p$ -p, $2 \ V \ p$ -p, $4 \ V \ p$ -p




TPC 107. AD8129 Transient Response, $V_{OUT} = 8 \ V \ p$ -p, G = 50, $V_S = \pm 5 \ V$




TPC 108. AD8129 Transient Response, $V_{OUT} = 20~V~p$ -p, G = 50, $V_S = \pm 12~V$


REV. 0 -17-




TPC 109. AD8130 DC Power Supply Current vs. Differential Input Voltage




TPC 110. AD8129 DC Power Supply Current vs. Differential Input Voltage




TPC 111. AD8129/AD8130 Input Differential Voltage Range vs. Temperature, 1% Gain Compression




TPC 112. AD8130 Gain Nonlinearity, $V_{OUT} = 2 V p-p$




TPC 113. AD8130 Gain Nonlinearity, $V_{OUT} = 5 V p-p$




TPC 114. AD8130 Differential Input Clipping Level



TPC 115. AD8129 Gain Nonlinearity, $V_{OUT} = 2 V p-p$




TPC 116. AD8129 Gain Nonlinearity, $V_{OUT} = 10 V p-p$




TPC 117. AD8129 Differential Input Clipping Level


-18- REV. 0




TPC 118. Quiescent Power Supply Current vs. Total Supply Voltage




TPC 119. Quiescent Power Supply Current vs. Temperature




TPC 120. Input Bias Current and Input Offset Current vs. Temperature




TPC 121. Common-Mode Voltage Range vs. Temperature, Typical 1% Gain Compression




TPC 122. Common-Mode Voltage Range vs. Temperature, Typical 1% Gain Compression




TPC 123. Common-Mode Voltage Range vs. Temperature, Typical 1% Gain Compression



TPC 124. Output Voltage Range vs. Output Current, Typical 1% Gain Compression



TPC 125. Output Voltage Range vs. Output Current, Typical 1% Gain Compression



TPC 126. Output Voltage Range vs. Output Current, Typical 1% Gain Compression

REV. 0 -19-

THEORY OF OPERATION

The AD8129/AD8130 use an architecture called active feedback which differs from that of conventional op amps. The most obvious differentiating feature is the presence of two separate pairs of differential inputs compared to a conventional op amp's single pair. Typically for the active-feedback architecture, one of these input pairs is driven by a differential input signal, while the other is used for the feedback. This active stage in the feedback path is where the term "active feedback" is derived.

The active feedback architecture offers several advantages over a conventional op amp in several types of applications. Among these are excellent common-mode rejection, wide input common-mode range and a pair of inputs that are high-impedance and totally balanced in a typical application. In addition, while an external feedback network establishes the gain response as in a conventional op amp, its separate path makes it totally independent of the signal input. This eliminates any interaction between the feedback and input circuits, which traditionally causes problems with CMRR in conventional differential-input op amp circuits.

Another advantage is the ability to change the polarity of the gain merely by switching the differential inputs. A high input-impedance inverting amplifier can be made. Besides a high input impedance, a unity-gain inverter with the AD8130 will have a noise gain of unity. This will produce lower output noise and higher bandwidth than op amps that have noise gain equal to 2 for a unity gain inverter.

The two differential input stages of the AD8129/AD8130 are each transconductance stages that are well matched. These stages convert the respective differential input voltages to internal currents. The currents are then summed and converted to a voltage, which is buffered to drive the output. The compensation capacitor is in the summing circuit.

When the feedback path is closed around the part, the output will drive the feedback input to that voltage which causes the internal currents to sum to zero. This occurs when the two differential inputs are equal and opposite; that is, their algebraic sum is zero.

In a closed-loop application, a conventional op amp will have its differential input voltage driven to near zero under nontransient conditions. The AD8129/AD8130 generally will have differential input voltages at each of its input pairs, even under equilibrium conditions. As a practical consideration, it is necessary to internally limit the differential input voltage with a clamp circuit.

Thus, the input dynamic ranges are limited to about 2.5 V for the AD8130 and 0.5 V for the AD8129 (see Specification section for more detail). For this and other reasons, it is not recommended to reverse the input and feedback stages of the AD8129/AD8130, even though some apparently normal functionality might be observed under some conditions.

A few simple circuits can illustrate how the active feedback architecture of the AD8129/AD8130 operates.

Op Amp Configuration

If only one of the input stages of the AD8129/AD8130 is used, it will function very much like a conventional op amp. (See Figure 4.) Classical inverting and noninverting op amps circuits can be created, and the basic governing equations will be the same as for a conventional op amp. The unused input pins form the second input and should be shorted together and tied to ground or some midsupply voltage when they are not used.




Figure 4. With both inputs grounded, the feedback stage functions like an op amp: $V_{OUT} = V_{IN} (1 + R_F/R_G)$. NOTE: This circuit is provided to demonstrate device operation. It is not suggested to use this circuit in place of an op amp.

With the unused pair of inputs shorted, there is no differential voltage between them. This dictates that the differential input voltage of the used inputs will also be zero for closed-loop applications. Since this is the governing principle of conventional op amp circuits, an active feedback amplifier can function as a conventional op amp under these conditions.

Note that this circuit is presented only for illustration purposes, to show the similarities of the active feedback architecture functionality to conventional op amp functionality. If it is desired to design a circuit that can be created from a conventional op amp, it is recommended to choose a conventional op amp whose specifications are better suited to that application. These op amp principles are the basis for offsetting the output as described in the Output Offset/Level Translator section.

–20– REV. 0

APPLICATIONS

Basic Gain Circuits

The gain of the AD8129/AD8130 can be set with a pair of feedback resistors. The basic configuration is shown in Figure 5. The gain equation is the same as that of a conventional op amp: $G = 1 + R_F/R_G$. For unity gain applications using the AD8130, R_F can be set to zero (short circuit), and R_G can be removed. (See Figure 6.) The AD8129 is compensated to operate at gains of 10 and higher, so shorting the feedback path to obtain unity gain will cause oscillation.




Figure 5. Basic Gain Circuit: $V_{OUT} = V_{IN} (1 + R_F/R_G)$




Figure 6. An AD8130 with Unity Gain

The input signal can be applied either differentially or single-endedly—all that matters is the magnitude of the differential signal between the two inputs. For single-ended input applications, applying the signal to the +IN with –IN grounded will create a noninverting gain, while reversing these connections will create an inverting gain. Since the two inputs are high-impedance and matched, both of these conditions will provide the same high input impedance. Thus, an advantage of the active feedback architecture is the ability to make a high-input-impedance, inverting op amp. If conventional op amps are used, a high impedance buffer followed by an inverting stage is needed. This requires two op amps.

Twisted-Pair Cable, Composite Video Receiver with Equalization Using an AD8130

The AD8130 has excellent common-mode rejection at its inputs. This makes it an ideal candidate for a receiver for signals that are transmitted over long distances on twisted-pair cables. Category 5 type cables are now very common in office settings and are extensively used for data transmission. These same cables can also be used for the analog transmission of signals like video.

These long cables will pick up noise from the environment they pass through. This noise will not favor one conductor over another, and will therefore be a common-mode signal. A receiver that rejects the common-mode signal on the cable can greatly enhance the signal-to-noise ratio performance of the link.

The AD8130 is also very easy to use as a differential receiver, because the differential inputs and the feedback inputs are entirely separate. This means that there is no interaction of the feedback network and the termination network as there would be in conventional op amp-type receivers.

Another issue to be dealt with on long cables is the attenuation of the signal at longer distances. This attenuation is a function of frequency and increases as roughly as the square root of frequency.

For good fidelity of video circuits, the overall frequency response of the transmission channel should be flat versus frequency. Since the cable attenuates the high frequencies, a frequency-selective boost circuit can be used to undo this effect. These circuits are called equalizers.

An equalizer uses frequency-dependent elements (Ls and Cs) in order to create a frequency response that is the opposite of the rest of the channel's response in order to create an overall flat response. There are many ways to create such circuits, but a common technique is to put the frequency-selective elements in the feedback path of an op amp circuit. The AD8130 in particular makes this easier than other circuits, because, once again, the feedback path is totally independent of the input path and there is no interaction.

The circuit in Figure 7 was developed as a receiver/equalizer for transmitting composite video over 300 m of Category 5 cable. This cable has an attenuation of approximately 20 dB at 10 MHz for 300 m. At 100 MHz, the attenuation is approximately 60 dB. (See Figure 8.)




Figure 7. An Equalizer Circuit for Composite Video Transmission over 300 m of Category 5 Cable

REV. 0 –21–




Figure 8. Transmission Response of 300 m of Category 5 Cable

The feedback network is between Pins 6 and 5 and from Pin 5 to ground. C1 and $R_{\rm F}$ create a corner frequency of about 800 kHz. The gain increases to provide about 15 dB of boost at 8 MHz. The response of this circuit is shown in Figure 9.




Figure 9. Frequency Response of Equalizer Circuit

It is difficult to come up with the exact component values via strictly mathematical means, because the equations for the cable attenuation are approximate and have functions that are not simply related to the responses of RC networks. The method used in this design was to approximate the required response via graphical means from the frequency response, and then select components that would approximate this response. The circuit was then built and measured, and finally adjusted to obtain an acceptable response—in this case flat to 9 MHz to within approximately 1 dB. (See Figure 10.)




Figure 10. Combined Response of Cable Plus Equalizer

Output Offset/Level Translator

The circuit in Figure 6 has the reference input (Pin 4) tied to ground, which produces a ground-referenced output signal. If it is desired to offset the output voltage from ground, the REF input can be used. (See Figure 11). The level V_{OFFSET} appears at the output with unity gain.




Figure 11. The voltage applied to Pin 4 adds to the unitygain output voltage produced by V_{IN} .

If the circuit has a gain higher than unity, the gain has to be factored in. If R_G is connected to ground, the voltage applied to REF will be multiplied by the gain of the circuit and appear at the output; just like a noninverting conventional op amp, This situation is not always desirable and one may want V_{OFFSET} to appear at the output with unity gain.

One way to accomplish this is to drive both REF and R_G with the desired offset signal. (See Figure 12.) Superposition can be used to solve this circuit. First break the connection between $V_{\rm OFFSET}$ and R_G . With R_G grounded the gain from Pin 4 to $V_{\rm OUT}$ will be 1 + R_F/R_G . With Pin 4 grounded, the gain though R_G to $V_{\rm OUT}$ is $-R_F/R_G$. The sum of these is +1. If $V_{\rm REF}$ is delivered from a low-impedance source, this will work fine. However, if the delivered offset voltage is derived from a high-impedance source, like a voltage divider, its impedance will affect the gain equation. This makes the circuit more complicated as it creates an interaction between the gain and offset voltage.

–22– REV. 0




Figure 12. In this circuit, V_{OFFSET} appears at the output with unity gain. This circuit works well if the V_{OFFSET} Source Impedance is low.

A way around this is to apply the offset voltage to a voltage divider whose attenuation factor matches the gain of the amplifier, and then apply this voltage to the high-impedance REF input. This circuit will first divide the desired offset voltage by the gain, and the amplifier will multiply it back up to unity. (See Figure 13.)




Figure 13. Adding an attenuator at the offset input causes it to appear at the output with unity gain.

Resistorless Gain-of-Two

The voltage applied to the REF input (Pin 4) can also be a high bandwidth signal. If a unity-gain AD8130 has both +IN and REF driven with the same signal, there will be unity gain from $V_{\rm IN}$ and unity gain from $V_{\rm REF}$. Thus, the circuit will have a gain of two, and requires no resistors. (See Figure 14.)




Figure 14. Gain-of-Two Connections with No Resistors

Summer

A general summing circuit can be made by the above technique. A unity-gain configured AD8130 has one signal applied to +IN, while the other signal is applied to REF. The output will be the sum of the two input signals. (See Figure 15.)




Figure 15. A Summing Circuit that is Noninverting with High Input Impedance

This circuit offers several advantages over a conventional op amp inverting summing circuit. First, the inputs are both highimpedance and the circuit is noninverting. It would require significant additional circuitry to make an op amp summing circuit that has high input impedance and is noninverting.

Another advantage is that the AD8130 circuit still preserves the full bandwidth of the part. In a conventional summing circuit, the noise gain is increased for every additional input, so the bandwidth response decreases accordingly. By this technique, four signals can be summed by applying them to two AD8130s, and then summing the two outputs by a third AD8130.

Cable-Tap Amplifier

It is often desirable to have a video signal drive several different pieces of equipment. However, the cable should only be terminated once at its end point, so it is not appropriate to have a termination at each device. A "loop-through" connection allows a device to tap the video signal while not disturbing it by any excessive loading.

Such a connection, also referred to as a cable-tap amplifier, can be simply made with an AD8130. (See Figure 16.) The circuit is configured with unity gain, and if no output offset is desired, the REF pin is grounded. The negative differential input is connected directly to the shield of the cable (or an associated connector) at the point at which it wants to be "tapped."




Figure 16. The AD8130 can tap the video signal at any point along the cable without loading the signal.

The center conductor connects to the positive differential input of the AD8130. The amplitude of the video signal at this point is unity, because it is between the two termination resistors. The AD8130 provides a high impedance to this signal, so it does not disturb it. A buffered, unity-gain version of the video signal appears at the output.

Power-Down

The AD8129/AD8130 have a power-down pin that can be used to lower the quiescent current when the amplifier is not being used. A logic low level on the PD pin will cause the part to power down.

Since there is no "Ground" pin on the AD8129/AD8130, there is no logic reference to interface to standard logic levels. For this reason, the reference level for the \overline{PD} input is $+V_S$. If the AD8129/AD8130 are run with $+V_S = 5$ V, there will be direct compatibility with logic families. However, if $+V_S$ is higher than this, a level-shift circuit will be needed to interface to conventional logic levels. A simple level-shifting circuit that is compatible with common logic families is presented in Figure 17.




Figure 17. Circuit that Shifts the Logic Level when $+V_S$ Is Not Equal to Approximately 5 V

Extreme Operating Conditions

The AD8129/AD8130 are designed to provide high performance over a wide range of supply voltages. However, there are some extremes of operating conditions that have been observed to produce non-optimal results. One of these conditions occurs when the AD8130 is operated at unity gain with low supply voltage—less than approximately $\pm 4~\rm V$.

At unity gain, the output drives FB directly. At supplies of $\pm V_S$ less than approximately $\pm 4~V$ and unity gain, the voltage on FB can be driven by the output too close to the rail for the circuit to stay properly biased. This can lead to a parasitic oscillation.

A way to prevent this is to limit the input signal swing with clamp diodes. Common silicon junction signal diodes like the 1N4148 have a forward bias of approximately 0.7 V when about 1 mA of current flow through them. Two series pairs of such diodes connected antiparallel across the differential inputs can be used to clamp the input signal and prevent this condition. It should be noted that the REF input can also shift the output signal, so this technique will only work when REF is at ground or close to it. (See Figure 18.)




Figure 18. Clamping Diodes at the Input Limit the Input Swing Amplitude

Another problem can occur with the AD8129 operating at supply voltage of greater than or equal to ± 12 V. The architecture causes the supply current to increase as the input differential voltage increases. If the AD8129 differential inputs are overdriven too far, excessive current can flow in the device and potentially cause permanent damage.

A practical means to prevent this from occurring is to differentially clamp the inputs with a pair of antiparallel Schottky diodes. (See Figure 19.) These diodes have a lower forward voltage of approximately 0.4 V. If the differential voltage across the inputs is restricted to these conditions, no excess current will be drawn by the AD8129 under these operating conditions.

If the supply voltage is restricted to less than $\pm 11~V$, the internal clamping circuit will limit the differential voltage and excessive supply current will not be drawn. The external clamp circuit is not needed.




Figure 19. Schottky Diodes Across the Inputs Limits the Input Differential Voltage

In both circuits, the input series resistors function to limit the current through the diodes when they are forward-biased. As a practical matter, these resistors need to be matched to the degree that the CMRR needs to be preserved at high frequency. These resistor will have minimal effect on the CMRR at low frequency.

–24– REV. 0

Power Dissipation

The AD8129/AD8130 can operate with supply voltages from +5 V to ± 12 V. The major reason for such a wide supply range is to provide a wide input common-mode range for systems that might require this. This would be encountered when significant common-mode noise couples into the input path. For applications that do not require a wide input or output dynamic range, it is recommended to operate with lower supply voltages.

The AD8129/AD8130 is also available in a very small Micro_SO-8 package. This has higher thermal impedance than larger packages and will operate at a higher temperature with the same amount of power dissipation. Certain operating conditions that are within the specification range of the parts can cause excess power dissipation. Caution should be exercised.

The power dissipation is a function of several operating conditions. These include the supply voltage, the input differential voltage, the output load and the signal frequency.

A basic starting point is to calculate the quiescent power dissipation with no signal and no differential input voltage. This is just the product of the total supply voltage and the quiescent operating current. The maximum operating supply voltage is 26.4 V and the quiescent current is 13 mA. This causes a quiescent power dissipation of 343 mW. For the Micro_SO package, the θ_{JA} specification is 142°C/W. So the quiescent power will cause about a 49°C rise above ambient in the Micro_SO package.

The current consumption is also a function of the differential input voltage. (See TPCs 109 and 110.) This current should be added on to the quiescent current and then multiplied by the total supply voltage to calculate the power.

The AD8129/AD8130 can directly drive loads of as low as 100 Ω , such as a terminated 50 Ω cable. The worst-case power dissipation in the output stage occurs when the output is at midsupply. As an example, for a 12 V supply and the output driving a 250 Ω load to ground, the maximum power dissipation in the output will occur when the output voltage is 6 V.

The load current will be 6 V/250 Ω = 24 mA. This same current will flow through the output across a 6 V drop from +V_S. This will dissipate 144 mW. For the Micro_SO-8 package, this causes a temperature rise of 20°C above ambient. Although this is a worst-case number, it is apparent that this can be a considerable additional amount of power dissipation.

Several changes can be made to alleviate this. One is to use the standard SO-8 package. This will lower the thermal impedance to 121°C/W, which is a 15% improvement. Next is to use a lower supply voltage unless absolutely necessary.

Finally, do not use the AD8129/AD8130 to directly drive a heavy load when it is operating on high supply voltages. It is best to use a second op amp after the output stage. Some of the gain can be shifted to this stage so that the signal swing at the output of the AD8129/AD8130 is not too large.

Layout, Grounding and Bypassing

The AD8129/AD8130 are very high-speed parts that can be sensitive to the PCB environment in which they have to operate. Realizing their superior specifications requires attention to various details of standard high-speed PCB design practice.

The first requirement is for a good solid ground plane that covers as much of the board area around the AD8129/AD8130 as possible. The only exception to this is that the ground plane around the FB pin should be kept a few mm away, and ground should be removed from inner layers and the opposite side of the board under this pin. This will minimize the stray capacitance on this node and help preserve the gain flatness versus frequency.

The power supply pins should be bypassed as close as possible to the device to the nearby ground plane. Good high-frequency ceramic chip capacitors should be used. This bypassing should be done with a capacitance value of $0.01 \, \mu F$ to $0.1 \, \mu F$ for each supply. Further away, low frequency bypassing should be provided with $10 \, \mu F$ tantalum capacitors from each supply to ground.


The signal routing should be short and direct in order to avoid parasitic effects. Where possible, signals should be run over ground planes to avoid radiating, or to avoid being susceptible to other radiation sources.

REV. 0 –25–


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead SOIC (SO-8)



8-Lead Micro_SO (RM-8)



-26- REV. 0