

ACT[™] 1 Field Programmable Gate Arrays

Features

- Up to 2000 Gate Array Gates (6000 PLD/LCA™ equivalent gates)
- Replaces up to 53 TTL Packages
- Replaces up to 17 20-Pin PAL™ Packages
- Design Library with over 250 Functions
- Gate Array Architecture Allows Completely Automatic Place and Route
- Up to 547 Programmable Logic Modules
- Up to 273 Flip-Flops
- Flip-Flop Toggle Rates to 100 MHz
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 25 MHz (8 MHz for A1010A and A1020A)
- Built-In High Speed Clock Distribution Network
- I/O Drive to 4 mA
- Nonvolatile, User Programmable
- · Logic Fully Tested Prior to Shipment

Description

The ACT™ 1 family of field programmable gate arrays (FPGAs) offers a variety of package, speed, and application combinations. Devices are implemented in silicon gate, 1-micron or 1.2-micron two-level metal CMOS, and they employ Actel's PLICE™ antifuse technology. The unique architecture offers gate array flexibility, high performance, and instant turnaround through user programming. Device utilization is typically 95 percent of available logic modules.

ACT 1 devices also provide system designers with unique on-chip diagnostic probe capabilities, allowing convenient testing and debugging. Additional features include an on-chip clock driver with a hardwired distribution network. The network provides efficient clock distribution with minimum skew.

The user-definable I/Os are capable of driving at both TTL and CMOS drive levels. Available packages include plastic and ceramic J-leaded chip carriers, ceramic and plastic quad flatpacks, and ceramic pin grid array.

A security fuse may be programmed to disable all further programming and to protect the design from being copied or reverse engineered.

Product Family Profile

| Capacity Capacity Gate Array Equivalent Gates 1200 2000 PLD/LCA Equivalent Gates 3000 6000 TTL Equivalent Packages 34 53 20-Pin PAL Equivalent Packages 12 17 Logic Modules 295 547 Flip-Flops (maximum) 147 273 Routing Resources 22 22 Horizontal Tracks/Channel 22 22 Vertical Tracks/Column 13 13 PLICE Antifuse Elements 112,000 186,000 User I/Os (maximum) 57 69 Packages: A1010A, A1010B, A1020A, A1020B 44 PLCC 44 PLCC 84 PLCC 84 PLCC 84 PLCC 100 PQFP 100 PQFP 100 PQFP A1010A, A1020A Only 44 JQCC 68 JQCC 84 CPGA 84 CPGA 84 CPGA 84 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 40 MHz System Speed (maximum) 40 MHz 40 MHz | Device | A1010A A1010B | A1020A A1020B |
|--|---------------------------------|------------------|------------------|
| Gate Array Equivalent Gates 1200 2000 PLD/LCA Equivalent Gates 3000 6000 TTL Equivalent Packages 34 53 20-Pin PAL Equivalent Packages 12 17 Logic Modules 295 547 Flip-Flops (maximum) 147 273 Routing Resources Horizontal Tracks/Channel 22 22 Vertical Tracks/Column 13 13 PLICE Antifuse Elements 112,000 186,000 User I/Os (maximum) 57 69 Packages: A1010A, A1010B, A1020A, A1020B 44 PLCC 44 PLCC 84 PLCC 84 PLCC 84 PLCC 100 PQFP 100 PQFP 100 PQFP A1010A, A1020A Only 44 JQCC 84 JQCC 84 CPGA 84 CPGA 84 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | Capacity | | |
| TTL Equivalent Packages 34 53 20-Pin PAL Equivalent Packages 12 17 Logic Modules 295 547 Flip-Flops (maximum) 147 273 Routing Resources 22 22 Horizontal Tracks/Channel 22 22 Vertical Tracks/Column 13 13 PLICE Antifuse Elements 112,000 186,000 User I/Os (maximum) 57 69 Packages: A1010A, A1010B, A1020A, A1020B 44 PLCC 68 PLCC 84 PLCC 100 PQFP 68 PLCC 68 JQCC 84 JQCC 84 JQCC 84 JQCC 84 CQFP A1010A, A1020A Only 44 JQCC 68 JQCC 84 CQFP 84 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | | 1200 | 2000 |
| 20-Pin PAL Equivalent Packages 12 17 Logic Modules 295 547 Flip-Flops (maximum) 147 273 Routing Resources Horizontal Tracks/Channel 22 22 Vertical Tracks/Column 13 13 PLICE Antifuse Elements 112,000 186,000 User I/Os (maximum) 57 69 Packages: A1010A, A1010B, A1020A, A1020B 44 PLCC 44 PLCC 84 PLCC 84 PLCC 84 PLCC 100 PQFP 100 PQFP 100 PQFP A1010A, A1020A Only 44 JQCC 68 JQCC 84 CPGA 84 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | PLD/LCA Equivalent Gates | 3000 | 6000 |
| Logic Modules 295 547 | TTL Equivalent Packages | 34 | 53 |
| Flip-Flops (maximum) | 20-Pin PAL Equivalent Packages | 12 | 17 |
| Routing Resources Horizontal Tracks/Channel 22 22 22 22 Vertical Tracks/Column 13 13 13 13 14 100 186,000 | Logic Modules | 295 | 547 |
| Horizontal Tracks/Channel 22 22 Vertical Tracks/Column 13 13 13 13 14 15 15 15 15 15 15 15 | Flip-Flops (maximum) | 147 | 273 |
| Vertical Tracks/Column 13 13 PLICE Antifuse Elements 112,000 186,000 User I/Os (maximum) 57 69 Packages: A1010A, A1010B, A1020B 44 PLCC 44 PLCC 84 PLCC 84 PLCC 84 PLCC 100 PQFP 100 PQFP 100 PQFP A1010A, A1020A Only 44 JQCC 68 JQCC 84 JQCC 84 CQFP 84 CPGA Performance 84 CPGA 84 CPGA Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | | | |
| PLICE Antifuse Elements 112,000 186,000 | | | |
| User I/Os (maximum) 57 69 | | | |
| Packages: A1010A, A1010B, | PLICE Antifuse Elements | 112,000 | 186,000 |
| A1020A, A1020B 68 PLCC 84 PLCC 84 PLCC 100 PQFP 100 PQFP A1010A, A1020A Only 44 JQCC 68 JQCC 84 JQCC 84 JQCC 84 CQFP 84 CPGA 84 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | User I/Os (maximum) | 57 | 69 |
| ## A1010A, A1020A Only A1010A, A1020A Only A1010A, A1020A Only A1010A, A1020A Only B4 JQCC B4 JQCC B4 CQFP B4 CPGA Performance Flip-Flop Toggle Rate (maximum) B4 PLCC 100 PQFP 44 JQCC 84 JQCC 84 CQFP 84 CPGA Porformance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | Packages: A1010A, A1010B, | 44 PLCC | 44 PLCC |
| A1010A, A1020A Only A1010A, A1020A Only A1010A, A1020A Only B4 JQCC B4 JQCC B4 JQCC B4 CQFP B4 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | A1020A, A1020B | 68 PLCC | 68 PLCC |
| A1010A, A1020A Only A1010A, A1020A Only B4 JQCC 84 JQCC 84 CQFP 84 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | | | 84 PLCC |
| 68 JQCC 84 JQCC 84 JQCC 84 CQFP 84 CPGA 84 CPGA Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | | 100 PQFP | 100 PQFP |
| 84 JQCC 84 CQFP 84 CPGA 84 C | A1010A, A1020A Only | | |
| Performance Flip-Flop Toggle Rate (maximum) 84 CQFP 84 CPGA 84 CPGA 100 MHz | | | 68 JQCC |
| Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | | | |
| Performance Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | | | |
| Flip-Flop Toggle Rate (maximum) 100 MHz 100 MHz | _ | 84 CPGA | 84 CPGA |
| 1 11b 1 10b 1 233 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Performance | | |
| System Speed (maximum) 40 MHz 40 MHz | Flip-Flop Toggle Rate (maximum) | | |
| , | System Speed (maximum) | 40 MHz | 40 MHz |
| CMOS Process | CMOS Process | | |
| A1010A, A1020A 1.2 μm 1.2 μm | A1010A, A1020A | • | |
| A1010B, A1020B 1.0 μm 1.0 μm | A1010B, A1020B | 1.0 µm | 1.0 µm |

Note:

1. See Product Plan on page 1-4 for package availability.

The Action Logic System

The ACT 1 device family is supported by Actel's Action LogicTM
System (ALS), allowing logic design implementation with
minimum effort. The ALS interfaces with the resident CAE
system to provide a complete gate array design environment:
schematic capture, simulation, fully automatic place and route,
timing verification, and device programming. The Action Logic
System is available for 386TM PC and for ApolloTM and SunTM
workstations and for running Viewlogic[®], Mentor Graphics[®],
ValidTM, and OrCADTM.






Figure 1. Partial View of an ACT 1 Device

ACT 1 Device Structure

A partial view of an ACT 1 device (Figure 1) depicts four logic modules and distributed horizontal and vertical interconnect tracks. PLICE antifuses, located at intersections of the horizontal and vertical tracks, connect logic module inputs and outputs. During programming, these antifuses are addressed and programmed to make the connections required by the circuit application.

The Actel Logic Module

The Actel logic module is an 8-input, one-output logic circuit chosen for the wide range of functions it implements and for its efficient use of interconnect routing resources (Figure 2).

The logic module can implement the four basic logic functions (NAND, AND, OR, and NOR) in gates of two, three, or four inputs. Each function may have many versions, with different combinations of active-low inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs, and OR-ANDs. No dedicated hardwired latches or flip-flops are required in the array, since latches and flip-flops may be constructed from logic modules wherever needed in the application.




Figure 2. ACT 1 Logic Module

I/O Buffers

Each I/O pin is available as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Outputs sink or source 4 mA at TTL levels. See Electrical Specifications for additional I/O buffer specifications.

Device Organization

ACT 1 devices consist of a matrix of logic modules arranged in rows separated by wiring channels. This array is surrounded by a ring of peripheral circuits including I/O buffers, testability circuits, and diagnostic probe circuits providing real-time diagnostic capability. Between rows of logic modules are routing channels containing sets of segmented metal tracks with PLICE antifuses. Each channel has 22 signal tracks. Vertical routing is permitted via 13 vertical tracks per logic module column. The resulting network allows arbitrary and flexible interconnections between logic modules and I/O modules.

Probe Pin

ACT 1 devices have two independent diagnostic probe pins. These pins allow the user to observe any two internal signals by entering the appropriate net name in the diagnostic software. Signals may be viewed on a logic analyzer using Actel's Actionprobe™ diagnostic tools. The probe pins can also be used as user-defined I/Os when debugging is finished.

ACT 1 Array Performance

Temperature and Voltage Effects


Worst-case delays for ACT 1 arrays are calculated in the same manner as for masked array products. A typical delay parameter is multiplied by a derating factor to account for temperature, voltage, and processing effects. However, in an ACT 1 array, temperature and voltage effects are less dramatic than with masked devices. The electrical characteristics of module interconnections on ACT 1 devices remain constant over voltage and temperature fluctuations.

As a result, the total derating factor from typical to worst-case for a standard speed ACT 1 array is only 1.19 to 1, compared to 2 to 1 for a masked gate array.

Logic Module Size

Logic module size also affects performance. A mask programmed gate array cell with four transistors usually implements only one logic level. In the more complex logic module (similar to the complexity of a gate array macro) of an ACT 1 array, implementation of multiple logic levels within a single module is possible. This eliminates interlevel wiring and associated RC delays. The effect is termed "net compression."

Ordering Information





Product Plan

| | Sp | eed Gra | de* | | 1 | pplication | on | |
|---|----------|---------|-----|----------|---|------------|----|---|
| | Std | -1 | -2 | С | ı | М | В | E |
| A1010A Device | | | | | | | | |
| 44-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | ~ | | ~ | | | |
| 68-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | ~ | / | V | | | _ |
| 100-pin Plastic Quad Flatpack (PQ) | ~ | ~ | ~ | ~ | 7 | _ | _ | _ |
| 84-pin Ceramic Pin Grid Array (PG) | ~ | ~ | | ~ | _ | ~ | ~ | |
| A1010B Device | | | | · | | | | |
| 44-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | ~ | | ~ | | | |
| 68-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | ~ | / | / | _ | _ | _ |
| 100-pin Plastic Quad Flatpack (PQ) | ~ | ~ | ~ | ~ | - | _ | _ | _ |
| A1020A Device | | | | | | | | |
| 44-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | | | | | | |
| 68-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | ~ | ~ | ~ | | | |
| 84-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | ~ | ✓ | 1 | _ | _ | _ |
| 100-pin Plastic Quad Flatpack (PQ) | ~ | ~ | ~ | / | ~ | | | |
| 84-pin Ceramic Pin Grid Array (PG) | ~ | ~ | _ | ~ | _ | ~ | ~ | _ |
| 84-pin Ceramic Quad Flatpack (PQ) | ~ | • | _ | ~ | _ | 1 | 1 | ~ |
| 44-pin J-leaded Cerquad Chip Carrier (JQ) | ~ | ~ | _ | ~ | _ | 1 | V | _ |
| 68-pin J-leaded Cerquad Chip Carrier (JQ) | ~ | ~ | | ✓ | _ | ~ | V | _ |
| 84-pin J-leaded Cerquad Chip Carrier (JQ) | ~ | ~ | _ | ~ | _ | ~ | - | _ |
| A1020B Device | - | | | | | | | |
| 44-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | | | | | | |
| 68-pin Plastic Leaded Chip Carrier (PL) | ✓ | ~ | V | / | / | _ | _ | _ |
| 84-pin Plastic Leaded Chip Carrier (PL) | ~ | ~ | 1 | V | / | _ | _ | _ |
| 100-pin Plastic Quad Flatpack (PQ) | ~ | 1 | ~ | , | 7 | | | |

Applications: C = Commercial

Availability:

= Avaliable P = Planned

* Speed Grade:

-1 = 15% faster than Standard

--- = Not Planned

-2 = 25% faster than Standard

l = Industrial M = Military B = MIL-STD-883 E = Extended Flow

Device Resources

| | | | User I/Os | | | | | |
|---------------|---------------|-------|-----------|--------|--------|---------|--|--|
| Device Series | Logic Modules | Gates | 44-pin | 68-pin | 84-pin | 100-pin | | |
| A1010 | 295 | 1200 | 34 | 57 | 57 | 57 | | |
| A1020 | 547 | 2000 | 34 | 57 | 69 | 69 | | |

Pin Description

CLK Clock (Input)

TTL Clock input for global clock distribution network. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND Ground (Input)

Input LOW supply voltage.

I/O input/Output (input, Output)

I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the ALS software.

MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is HIGH, the special functions are active. When the MODE pin is LOW, the pins function as I/O.

NC No Connection

This pin is not connected to circuitry within the device.

PRA, PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is used in conjunction with the Probe B pin to allow real-time

diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect the programmed designs confidentiality. PRA is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. A1010A and A1020A devices have inverting probes (PRA). A1010B and A1020B devices have non-inverting probes (PRA) similar to ACT 2 devices.

PRB, PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect the programmed design's confidentiality. PRB is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. A1010A and A1020A devices have inverting probes (PRB). A1010B and A1020B devices have non-inverting probes (PRB) similar to ACT 2 devices.

SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

VCC Supply Voltage (Input)

Input HIGH supply voltage.

VPP Programming Voltage (Input)

Input supply voltage used for device programming. This pin must be connected to V_{CC} during normal operation.



Absolute Maximum Ratings

Free air temperature range

| Symbol | Parameter | Limits | Units | |
|------------------|--------------------------------|------------------------------|-------|--|
| v _{cc} | DC Supply Voltage ¹ | -0.5 to +7.0 | Volts | |
| V _i | Input Voltage | -0.5 to V _{CC} +0.5 | Volts | |
| Vo | Output Voltage | -0.5 to V _{CC} +0.5 | Volts | |
| l _{IK} | Input Clamp Current | ±20 | mA | |
| lok | Output Clamp Current | ±20 | mA | |
| lok | Continuous Output Current | ±25 | mA | |
| T _{STG} | Storage Temperature | -65 to +150 | °C | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

Note:

1. $V_{PP} = V_{CC}$, except during device programming.

Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|-----------------------------------|------------|------------|-------------|------------------|
| Temperature Range ¹ | 0 to +70 | -40 to +85 | -55 to +125 | °C |
| Power Sup- ply Tolerance | ±5 | ±10 | ±10 | %V _{CC} |

Note:

 Ambient temperature (T_A) used for commercial and industrial; case temperature (T_C) used for military.

Electrical Specifications

| Dara | meter | Com | Commercial | | Industrial | | litary | |
|-------------------------------|---|------|-----------------------|-------|-----------------------|-------------|-----------------------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| V _{OH} ¹ | $(I_{OH} = -4 \text{ mA})$ | 3.84 | | | | | | v |
| | $(I_{OH} = -3.2 \text{ mA})$ | | | 3.7 | | 3.7 | | ٧ |
| V _{OL} ¹ | (I _{OL} = 4 mA) | | 0.33 | | 0.40 | | 0.40 | ٧ |
| V _{IL} | | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| V _{IH} | | 2.0 | V _{CC} + 0.3 | 2.0 | V _{CC} + 0.3 | 2.0 | V _{CC} + 0.3 | ٧ |
| Input Transition Ti | me t _R , t _F ² | | 500 | ····· | 500 | | 500 | ns |
| C _{IO} I/O Capacitan | ce ^{2, 3} | | 10 | | 10 | | 10 | pF |
| Standby Current, I | cc ⁴ | | 10 | | 20 | | 25 | mA |
| Leakage Current ⁵ | | -10 | 10 | -10 | 10 | -10 | 10 | μА |
| los Output Short | (V _O = V _{CC}) | | 140 | | 140 | | 140 | mA |
| Circuit Current ⁶ | (V _O = GND) | | -100 | | -100 | | -100 | mA |

- 1. Only one output tested at a time. $V_{CC} = min$.
- 2. Not tested, for information only.
- 3. Includes worst-case 84-pin PLCC package capacitance. $V_{OUT} = 0 V$, f = 1 MHz.
- 4. Typical standby current = 3 mA. All outputs unloaded. All inputs = V_{CC} or GND.
- 5. V_O , $V_{IN} = V_{CC}$ or GND.
- 6. Only one output tested at a time. Min. at $V_{CC} = 4.5 \text{ V}$; Max. at $V_{CC} = 5.5 \text{ V}$.

Package Thermal Characteristics

The device junction to case thermal characteristics is θ jc, and the junction to ambient air characteristics is θ ja. The thermal characteristics for θ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the maximum power dissipation for an 84-pin plastic leaded chip carrier at commercial temperature is as follows:

$$\frac{\text{Max junction temp. (°C)} - \text{Max commercial temp. (°C)}}{\theta \text{ja (°C/W)}} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{44^{\circ}\text{C/W}} = 1.82 \text{ W}$$

| Package Type | Pin Count | θјс | θ ja Still Air | θja 300 ft/min | Units |
|-------------------------------|-----------|-----|--------------------------|-------------------|-------|
| Plastic J-leaded Chip Carrier | 44 | 15 | 52 | 40 | °C/W |
| · | 68 | 13 | 45 | 35 | °C/W |
| | 84 | 12 | 44 | 33 | °C/W |
| Plastic Quad Flatpack | 100 | 13 | 55 | 47 | °C/W |
| Ceramic Pin Grid Array | 84 | 8 | 33 | 20 | °C/W |
| Ceramic Quad Flatpack | 84 | 5 | 40 | 30 | °C/W |
| J-leaded Cerquad Chip Carrier | 44 | 8 | 38 | 30 | °C/W |
| • • | 68 | 8 | 35 | 25 | °C/W |
| | 84 | 8 | 34 | 24 | °C/W |

Power Dissipation

The following formula is used to calculate total device dissipation.

Total Device Power (mW) = $(0.20 \times N \times F1) + (0.085 \times M \times F2) + (0.80 \times P \times F3)$

Where:

F1 = Average logic module switching rate in MHz

F2 = CLKBUF macro switching rate in MHz

F3 = Average I/O module switching rate in MHz

M = Number of logic modules connected to the CLKBUF macro

N = Total number of logic modules used in the design (including M)

P = Number of outputs loaded with 50 pF

Average switching rate of logic modules and of I/O modules is some fraction of the device operating frequency (usually CLKBUF). Logic modules and I/O modules switch states (from low-to-high or from high-to-low) only if the input data changes when the module is enabled. A conservative estimate for average logic module and I/O module switching rates (variables F1 and F3, respectively) is 10% of device clock driver frequency.

If the CLKBUF macro is not used in the design, eliminate the second term (including F2 and M variables) from the formula.

Sample A1020 Device Power Calculation

To illustrate the power calculation, consider a large design operating at high frequency. This sample design utilizes 85% of available logic modules on the A1020-series device (.85 x 547 = 465 logic modules used). The design contains 104 flip-flops (208 logic modules). Operating frequency of the design is 16 MHz. In this design, the CLKBUF macro drives the clock network. Logic modules and I/O modules are switching states at approximately 10% of the clock frequency rate (.10 x 16 MHz = 1.6 MHz). Sixteen outputs are loaded with 50 pF.

To summarize the design described above: N = 464; M = 208; F2 = 16; F1 = 4; F3 = 4; P = 16. Total device power can be calculated by substituting these values for variables in the device dissipation formula.

Total device power for this example =

 $(0.20 \times 465 \times 1.6) + (0.085 \times 208 \times 16) + (0.80 \times 16 \times 1.6) = 452 \text{ mW}$



Functional Timing Tests


AC timing for logic module internal delays is determined after place and route. The ALS Timer utility displays actual timing parameters for circuit delays. ACT 1 devices are AC tested to a "binning" circuit specification.


The circuit consists of one input buffer + n logic modules + one output buffer (n = 16 for A1010; n = 28 for A1020). The logic

modules are distributed along two sides of the device, as inverting or non-inverting buffers. The modules are connected through programmed antifuses with typical capacitive loading.

Propagation delay [$t_{PD} = (t_{PLH} + t_{PHL})/2$] is tested to the following AC test specifications.

Output Buffer Performance Derating





Military, worst-case values at 125°C, 4.5 V.
Commercial, worst-case values at 70°c, 4.75 V.

Note:

The above curves are based on characterizations of sample devices and are not completely tested on all devices.

Timing Derating

Operating temperature, operating voltage, and device processing conditions, along with device die size and speed grade, account for variations in array timing characteristics. These variations are summarized into a derating factor for ACT 1 array typical timing


specifications. The derating factors shown in the table below are based on the recommended operating conditions for ACT 1 commercial, industrial, and military applications. The derating curves show worst-to-best case operating voltage range and best-to-worst case operating temperature range.


Timing Derating Factor (x typical)

| Device | Commercial | | Indu | strial | Military | | |
|----------------|------------|------------|-----------|------------|-----------|------------|--|
| | Best-Case | Worst-Case | Best-Case | Worst-Case | Best-Case | Worst-Case | |
| A1010A, A1020A | | | | | | | |
| Standard Speed | 0.45 | 1.54 | 0.40 | 1.65 | 0.37 | 1.79 | |
| -1 Speed Grade | 0.45 | 1.28 | 0.40 | 1.37 | 0.37 | 1.49 | |
| -2 Speed Grade | 0.45 | 1.13 | 0.40 | 1.20 | 0.37 | 1.32 | |
| A1010B, A1020B | | | | | | | |
| Standard Speed | 0.45 | 1.54 | 0.40 | 1.65 | | | |
| -1 Speed Grade | 0.45 | 1.28 | 0.40 | 1.37 | | | |
| -2 Speed Grade | 0.45 | 1.13 | 0.40 | 1.20 | | | |


Note:

operating voltage, maximum operating temperature, and worst-case processing. Best-case derating is based on sample data only and is not guaranteed.





Output Buffer Delays



[&]quot;Best-case" reflects maximum operating voltage, minimum operating temperature, and best-case processing. "Worst-case" reflects minimum




AC Test Loads

Load 1 (Used to measure propagation delay)


To the output under test

50 pF


Load 2 (Used to measure rising/falling edges)




Input Buffer Delays



Module Delays



Sequential Timing Characteristics



Notes:

1. D represents all data functions involving A, B, and S for multiplexed flip-flops.

Timing Characteristics

Timing is design-dependent; actual delay values are determined after place and route of the design using the ALS Timer utility. The following delay values use statistical estimates for wiring delays based on 85% to 90% module utilization. Device utilization above 95% will result in performance degradation.

With ALS place and route programs, the user can assign criticality level to a net, based on timing requirements. Delays for both typical and critical (speed-sensitive) nets are given below. Most nets will fall into the "typical" category.

Less than 1% of all routing in a design requires the use of "long tracks." Long tracks, long vertical or horizontal routing paths, are used by the autorouter only as needed. Delays due to the use of long tracks range from 15 ns to 35 ns. Long tracks may be used to route the least critical nets in a given design.

Logic Module Timing

 $V_{CC} = 5.0 \text{ V}$; $T_J = 25^{\circ}\text{C}$; Process = Typical; $t_{PD} = 3.0 \text{ ns } @ \text{ FO} = 0$

| Sing | le Logic | Module | Macros | |
|-------------|----------|-----------|---------------|---|
| (e.g., most | gates. I | atches. ı | multiplexors) | ı |

| Parameter | Output Net | FO = 1 | FO = 2 | FO = 3 | FO = 4 | FO = 8 | Units |
|-----------------|------------|--------|--------|--------|--------|--------|-------|
| t _{PD} | Critical | 5.4 | 5.8 | 6.2 | 8.5 | Note 2 | ns |
| t _{PD} | Typical | 6.3 | 6.7 | 7.7 | 8.6 | 10.8 | ns |

Dual Logic Module Macros (e.g., adders, wide input gates)¹

| Parameter | Output Net | FO = 1 | FO = 2 | FO = 3 | FO = 4 | FO = 8 | Units |
|-----------------|------------|--------|--------|--------|--------|--------|-------|
| t _{PD} | Critical | 9.2 | 9.6 | 10.0 | 12.3 | Note 2 | ns |
| t _{PD} | Typical | 10.2 | 10.6 | 11.6 | 12.5 | 14.6 | ns |

Sequential Element Timing Characteristics

| | | Fan-Out | | | | | | |
|-----------------|-----------------------------------|---------|--------|--------|--------|--------|-------|--|
| | Parameter | FO = 1 | FO = 2 | FO = 3 | FO = 4 | FO = 8 | Units | |
| t _{SU} | Set Up Time, Data Latches | 3.5 | 3.9 | 4.2 | 4.5 | 4.8 | ns | |
| t _{SU} | Set Up Time, Flip-Flops | 3.9 | 3.9 | 3.9 | 3.9 | 3.9 | ns | |
| t _H | Hold Time | 0 | 0 | 0 | 0 | 0 | ns | |
| t _W | Pulse Width, Minimum ³ | 7.7 | 8.5 | 9.2 | 10.0 | 14.0 | ns | |
| tca | Delay, Critical Net | 5.4 | 5.8 | 6.2 | 8.5 | Note 2 | ns | |
| tcq | Delay, Typical Net | 6.3 | 6.7 | 7.7 | 8.6 | 10.8 | ns | |

- 1. Most flip-flops exhibit single module delays.
- 2. Critical nets have a maximum fan-out of six.
- 3. Minimum pulse width, tw, applies to CLK, PRE, and CLR inputs.



I/O Buffer Timing

 $V_{CC} = 5.0 \text{ V}; T_J = 25^{\circ}\text{C}; \text{ Process} = \text{Typical}$

INBUF Macros

| Parameter | From To | FO = 1 | FO = 2 | FO = 3 | FO = 4 | FO = 8 | Units |
|------------------|----------|--------|--------|--------|--------|--------|-------|
| t _{PHL} | Pad to Y | 6.9 | 7.6 | 8.9 | 10.7 | 14.3 | ns |
| t _{PLH} | Pad to Y | 5.9 | 6.5 | 7.7 | 8.4 | 12.4 | ns |

CLKBUF (High Fan-Out Clock Buffer) Macros

| Parameter | FO = 40 | FO = 160 | FO = 320 | Units |
|------------------|---------|----------|----------|-------|
| t _{PHL} | 9.0 | 12.0 | 15.0 | ns |
| t _{РLН} | 9.0 | 12.0 | 15.0 | ns |

Notes:

- 1. A clock balancing feature is provided to minimize clock skew.
- 2. There is no limit to the number of loads that may be connected to the CLKBUF macro.

OUTBUF, TRIBUF, and BIBUF Macros¹

CL = 50 pF

| Parameter | From – To | CMOS | ΠL | Units |
|------------------|-----------|------|-----|-------|
| t _{PHL} | D to Pad | 3.9 | 4.9 | ns |
| t _{PLH} | D to Pad | 7.2 | 5.7 | ns |
| t _{PHZ} | E to Pad | 5.2 | 3.4 | ns |
| t _{PZH} | E to Pad | 6.5 | 4.9 | ns |
| t _{PLZ} | E to Pad | 6.9 | 5.2 | ns |
| t _{PZL} | E to Pad | 4.9 | 5.9 | ns |

Change in Propagation Delay with Load Capacitance²

| Parameter | From – To | CMOS | πL | Units |
|------------------|-----------|------|-------|-------|
| t _{PHL} | D to Pad | 0.03 | 0.046 | ns/pF |
| t _{PLH} | D to Pad | 0.07 | 0.039 | ns/pF |
| t _{PHZ} | E to Pad | 0.08 | 0.046 | ns/pF |
| t _{PZH} | E to Pad | 0.07 | 0.039 | ns/pF |
| t _{PLZ} | E to Pad | 0.07 | 0.039 | ns/pF |
| t _{PZL} | E to Pad | 0.03 | 0.039 | ns/pF |

Notes

- 1. The BIBUF macro input section exhibits the same delays as the INBUF macro.
- 2. Load capacitance delay delta can be extrapolated down to 15 pF minimum.

Example:


Delay for OUTBUF driving a 100-pF TTL load:


 $tp_{HL} = 4.9 + (.046 \times (100 - 50)) = 4.9 + 2.3 = 7.2 \text{ ns}$

 $t_{PLH} = 5.7 + (.039 \text{ x} (100 - 50)) = 5.7 + 2.0 = 7.7 \text{ ns}$

Package Pin Assignments

(Top View)






- 1. V_{PP} must be terminated to V_{CC}, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.




(Top View)




- 1. V_{pp} must be terminated to V_{CC} , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.

Package Pin Assignments

(Top View)







- 1. V_{PP} must be terminated to V_{CC}, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.




(Top View)




- 1. Vpp must be terminated to V_{CC}, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.





- 1. V_{PP} must be terminated to V_{CC}, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.






Orientation Pin (C3)

| Signal | A1010-Series Devices | A1020A-Series Devices |
|---------------------|--|-------------------------|
| PRA | A11 | A11 |
| PRB | B10 | B10 |
| MODE | E11 | E11 |
| SDI | B11 | B11 |
| DCKL | C10 | C10 |
| V_{PP} | K2 | K2 |
| CLK or I/O | F9 | F9 |
| GND | B7, E2, E3, K5, F10, G10 | B7, E2, E3, K5, F10,G10 |
| V _{cc} | B5, F1, G2, K7, E9, E10 | B5, F1, G2, K7, E9, E10 |
| N/C (No Connection) | B1, B2, C1, C2, K1, J2, J10, K10, K11, C11, D10, D11 | B2 |

- 1. V_{PP} must be terminated to V_{CC} , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.




- 1. V_{pp} must be terminated to V_{CC} , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.



Package Mechanical Details (continued)


Plastic Quad Flatpack

Dimensions in millimeters




Package Mechanical Details

J-Leaded Cerquad Chip Carrier



| Lead Count | D,E | D1, E1 |
|------------|----------------|----------------|
| 44 | .690" ± .005" | .650" ± .008" |
| 68 | .990" ± .005" | .950" ± .008" |
| 84 | 1.190" ± .005" | 1.150" ± .008" |

Plastic J-Leaded Chip Carrier




| Lead Count | D,E | D1, E1 |
|------------|-----------------|----------------|
| 44 | .690" ± .005" | .655" ± .005" |
| 68 | $.990"\pm.005"$ | .955" ± .005" |
| 84 | 1.190" ± .005" | 1.155" ± .005" |




Package Mechanical Details (continued)

Ceramic Pin Grid Array



Package Mechanical Details (continued)

Ceramic Quad Flatpack



| Lead Count | D,E | D1, E1 |
|------------|----------------|----------------|
| 84 | 1.350" ± .030" | 0.650" ± .010" |