## Am29F002B/Am29F002NB

Data Sheet

July 2003

The following document specifies Spansion memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

## Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal datasheet improvement and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

## Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

## For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion memory solutions.

## Am29F002B/Am29F002NB

## AMD

## 2 Megabit ( 256 K x 8-Bit)

## CMOS 5.0 Volt-only Boot Sector Flash Memory

## DISTINCTIVE CHARACTERISTICS

- Single power supply operation
- 5.0 Volt-only operation for read, erase, and program operations
- Minimizes system level requirements

Manufactured on $0.32 \boldsymbol{\mu m}$ process technology

- Compatible with $0.5 \mu \mathrm{~m}$ Am29F002 device


## High performance

- Access times as fast as 55 ns
- Low power consumption (typical values at 5 MHz )
$-1 \mu \mathrm{~A}$ standby mode current
- 20 mA read current
- 30 mA program/erase current

■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and three 64 Kbyte sectors
- Supports full chip erase
- Sector Protection features:

A hardware method of locking a sector to prevent any program or erase operations within that sector

Sectors can be locked via programming equipment
Temporary Sector Unprotect feature allows code changes in previously locked sectors

Top or bottom boot block configurations available

## - Embedded Algorithms

- Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
- Embedded Program algorithm automatically writes and verifies data at specified addresses

Minimum 1,000,000 write cycle guarantee per sector

- 20-year data retention at $125^{\circ} \mathrm{C}$
- Reliable operation for the life of the system

Package option

- 32-pin PDIP
- 32-pin TSOP
- 32-pin PLCC


## Compatibility with JEDEC standards

- Pinout and software compatible with single-power supply Flash
- Superior inadvertent write protection


## Data\# Polling and toggle bits

- Provides a software method of detecting program or erase operation completion


## Erase Suspend/Erase Resume

- Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation
- Hardware reset pin (RESET\#)
- Hardware method to reset the device to reading array data (not available on Am29F002NB)


## GENERAL DESCRIPTION

The Am29F002B Family consists of 2 Mbit, 5.0 volt-only Flash memory devices organized as 262,144 bytes. The Am29F002B offers the RESET\# function, the Am29F002NB does not. The data appears on DQ7-DQ0. The device is offered in 32-pin PLCC, 32-pin TSOP, and 32-pin PDIP packages. This device is designed to be programmed in-system with the standard system 5.0 volt $\mathrm{V}_{\mathrm{CC}}$ supply. No $\mathrm{V}_{\mathrm{PP}}$ is required for write or erase operations. The device can also be programmed in standard EPROM programmers.
This device is manufactured using AMD's $0.32 \mu \mathrm{~m}$ process technology, and offers all the features and benefits of the Am29F002, which was manufactured using $0.5 \mu \mathrm{~m}$ process technology.

The standard device offers access times of $55,70,90$, and 120 ns , allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE\#), write enable (WE\#) and output enable (OE\#) controls.

The device requires only a single 5.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the Embedded Program algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure occurs by executing the erase command sequence. This initiates the Embedded

Erase algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data\# Polling) and DQ6 (toggle) status bits. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low VCC detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved via programming equipment.

The Erase Suspend feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The hardware RESET\# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET\# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory. (This feature is not available on the Am29F002NB.)

The system can place the device into the standby mode. Power consumption is greatly reduced in this mode.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.
TABLE OF CONTENTS
Product Selector Guide ..... 4
Block Diagram ..... 4
Connection Diagrams ..... 5
Pin Configuration ..... 6
Logic Symbol ..... 6
Ordering Information ..... 7
Device Bus Operations ..... 8
Table 1. Am29F002B/Am29F002NB Device Bus Operations .....  8
Requirements for Reading Array Data ..... 8
Writing Commands/Command Sequences ..... 8
Program and Erase Operation Status ..... 8
Standby Mode ..... 9
RESET\#: Hardware Reset Pin ..... 9
Output Disable Mode ..... 9
Table 2. Am29F002B/Am29F002NB Top Boot Block Sector Address Table .....  9
Table 3. Am29F002B/Am29F002NB Bottom Boot Block Sector Address Table ..... 10
Autoselect Mode ..... 10
Table 4. Am29F002B/Am29F002NB Autoselect Codes (High Voltage Method) .....  10
Sector Protection/Unprotection ..... 10
Temporary Sector Unprotect ..... 11
Figure 1. Temporary Sector Unprotect Operation ..... 11
Hardware Data Protection ..... 11
Low $\mathrm{V}_{\text {CC }}$ Write Inhibit ..... 11
Write Pulse "Glitch" Protection ..... 11
Logical Inhibit ..... 11
Power-Up Write Inhibit ..... 11
Command Definitions ..... 12
Reading Array Data ..... 12
Reset Command ..... 12
Autoselect Command Sequence ..... 12
Byte Program Command Sequence ..... 12
Figure 2. Program Operation ..... 13
Chip Erase Command Sequence ..... 13
Sector Erase Command Sequence ..... 13
Figure 3. Erase Operation ..... 14
Erase Suspend/Erase Resume Commands ..... 15
Command Definitions ..... 16
Table 5. Am29F002B/Am29F002NB Command Definitions ..... 16
Write Operation Status ..... 17
DQ7: Data\# Polling ..... 17
Figure 4. Data\# Polling Algorithm ..... 17
DQ6: Toggle Bit I ..... 18
DQ2: Toggle Bit II ..... 18
Reading Toggle Bits DQ6/DQ2 ..... 18
DQ5: Exceeded Timing Limits ..... 18
DQ3: Sector Erase Timer ..... 19
Figure 5. Toggle Bit Algorithm ..... 19
Table 6. Write Operation Status ..... 20
Absolute Maximum Ratings ..... 21
Figure 6. Maximum Negative Overshoot Waveform ..... 21
Figure 7. Maximum Positive Overshoot Waveform ..... 21
Operating Ranges ..... 21
DC Characteristics ..... 22
Test Conditions ..... 24
Figure 8. Test Setup ..... 24
Table 7. Test Specifications ..... 24
Key to Switching Waveforms ..... 24
AC Characteristics ..... 25
Figure 9. Read Operations Timings ..... 25
Figure 10. RESET\# Timings ..... 26
Figure 11. Program Operation Timings ..... 28
Figure 12. Chip/Sector Erase Operation Timings ..... 29
Figure 13. Data\# Polling Timings (During Embedded Algorithms) . 30
Figure 14. Toggle Bit Timings (During Embedded Algorithms) ..... 30
Figure 15. DQ2 vs. DQ6 ..... 31
Figure 16. Temporary Sector Unprotect Timing Diagram (Am29F002B only) ..... 31
Figure 17. Alternate CE\# Controlled Write Operation Timings ..... 33
Erase and Programming Performance ..... 34
Latchup Characteristics ..... 34
TSOP Pin Capacitance ..... 34
PLCC and PDIP Pin Capacitance ..... 35
Data Retention ..... 35
Physical Dimensions ..... 36
PD 032-32-Pin Plastic DIP ..... 36
PL 032-32-Pin Plastic Leaded Chip Carrier ..... 37
TS 032-32-Pin Standard Thin Small Package ..... 38
Revision Summary ..... 39
Revision A (July 1998) ..... 39
Revision B (January 1999) ..... 39
Revision C (November 12, 1999) ..... 39
Revision D (November 28, 2000) ..... 39

AMD

## PRODUCT SELECTOR GUIDE

| Family Part Number |  | Am29F002B/Am29F002NB |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Speed Option | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | $\mathbf{- 5 5}$ |  |  |  |
|  | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ |  | $\mathbf{- 7 0}$ | $\mathbf{- 9 0}$ | $\mathbf{- 1 2 0}$ |
| Max access time, $\mathrm{ns}\left(\mathrm{t}_{\mathrm{ACC}}\right)$ | 55 | 70 | 90 | 120 |  |
| Max CE\# access time, $\mathrm{ns}\left(\mathrm{t}_{\mathrm{CE}}\right)$ | 55 | 70 | 90 | 120 |  |
| Max OE\# access time, $\mathrm{ns}\left(\mathrm{t}_{\mathrm{OE}}\right)$ | 30 | 30 | 35 | 50 |  |

Note: See "AC Characteristics" for full specifications.
BLOCK DIAGRAM


## CONNECTION DIAGRAMS



AMD

## PIN CONFIGURATION

A0-A17 = 18 addresses
DQ0-DQ7 = 8 data inputs/outputs
CE\# $=$ Chip enable
OE\# $\quad=$ Output enable
WE\# = Write enable
RESET\# = Hardware reset pin, active low (not available on Am29F002NB)
$\mathrm{V}_{\mathrm{CC}} \quad=+5.0 \mathrm{~V}$ single power supply (see Product Selector Guide for device speed ratings and voltage supply tolerances)
$\mathrm{V}_{\mathrm{SS}} \quad=$ Device ground
NC $\quad=$ Pin not connected internally

## LOGIC SYMBOL



## ORDERING INFORMATION

## Standard Product

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.


| Valid Combinations |  | $\mathrm{V}_{\mathrm{cc}}$ Voltage |
| :--- | :---: | :---: |
| AM29F002BT-55 | PC, |  |
| AM29F002BB-55 | JC, JI, | $5.0 \mathrm{~V} \pm 5 \%$ |
| AM29F002NBT-55 | EC, El |  |
| AM29F002NBB-55 |  |  |
| AM29F002BT-70 | PC, PI, |  |
| AM29F002BB-70 | JC, JI, |  |
| AM29F002NBT-70 | EC, El |  |
| AM29F002NBB-70 |  |  |
| AM29F002BT-90 |  | $5.0 \mathrm{~V} \pm 10 \%$ |
| AM29F002BB-90 |  |  |
| AM29F002NBT-90 | PC, PI, PE, |  |
| AM29F002NBB-90 | JC, JI, JE, |  |
| AM29F002BT-120 | EC, EI, EE |  |
| AM29F002BB-120 |  |  |
| AM29F002NBT-120 |  |  |
| AM29F002NBB-120 |  |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the
register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The appropriate device bus operations table lists the inputs and control levels required, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. Am29F002B/Am29F002NB Device Bus Operations

| Operation | CE\# | OE\# | WE\# | RESET\# <br> (n/a Am29F002NB) | A0-A17 | DQ0-DQ7 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | H | H | $\mathrm{A}_{\text {IN }}$ | $\mathrm{D}_{\text {OUT }}$ |
| Write | L | H | L | H | $\mathrm{A}_{\text {IN }}$ | $\mathrm{D}_{\text {IN }}$ |
| CMOS Standby | $\mathrm{V}_{\mathrm{CC}} \pm 0.5 \mathrm{~V}$ | X | X | H | X | High-Z |
| TTL Standby | H | X | X | H | X | High-Z |
| Output Disable | L | H | H | H | X | High-Z |
| Reset (n/a on Am29F002NB) | X | X | X | L | X | High-Z |
| Temporary Sector Unprotect <br> (See Note) | X | X | X | $\mathrm{V}_{\text {ID }}$ | X | X |

## Legend:

L = Logic Low = VIL, H = Logic High = VIH, VID =12.0 $\pm 0.5 \mathrm{~V}, X=$ Don't Care, DIN = Data In, DOUT = Data Out, $A_{I N}=$ Address In
Note: See the sections on Sector Group Protection and Temporary Sector Unprotect for more information. This function requires the RESET\# pin and is therefore not available on the Am29F002NB device.

## Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE\# and OE\# pins to $\mathrm{V}_{\text {IL }}$. CE\# is the power control and selects the device. OE\# is the output control and gates array data to the output pins. WE\# should remain at $\mathrm{V}_{\mathrm{IH}}$.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.
See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to the Read Operations Timings diagram for the timing waveforms. $I_{\mathrm{CC} 1}$ in the DC Characteristics table represents the active current specification for reading array data.

## Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing
sectors of memory), the system must drive WE\# and CE\# to $\mathrm{V}_{\mathrm{IL}}$, and OE\# to $\mathrm{V}_{\mathrm{IH}}$.
An erase operation can erase one sector, multiple sectors, or the entire device. The Sector Address Tables indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. See the Command Definitions section for details on erasing a sector or the entire chip, or suspending/resuming the erase operation.
After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7-DQ0. Standard read cycle timings apply in this mode. Refer to the "Autoselect Mode" and Autoselect Command Sequence sections for more information.
$I_{C C 2}$ in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification tables and timing diagrams for write operations.

## Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7-DQ0. Standard read cycle timings and $\mathrm{I}_{\mathrm{CC}}$ read specifications apply. Refer to "Write Operation

Status" for more information, and to each AC Characteristics section for timing diagrams.

## Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE\# input.
The device enters the CMOS standby mode when CE\# and RESET\# pins (CE\# only on the Am29F002NB) are both held at $\mathrm{V}_{\mathrm{CC}} \pm 0.5 \mathrm{~V}$. (Note that this is a more restricted voltage range than $\mathrm{V}_{\mathrm{IH}}$.) The device enters the TTL standby mode when CE\# and RESET\# pins (CE\# only on the Am29F002NB) are both held at $\mathrm{V}_{\mathrm{IH}}$. The device requires standard access time ( $\mathrm{t}_{\mathrm{CE}}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.
The device also enters the standby mode when the RESET\# pin is driven low. Refer to the next section, "RESET\#: Hardware Reset Pin".
If the device is deselected during erasure or programming, the device draws active current until the operation is completed.
In the DC Characteristics tables, $I_{\mathrm{CC}}$ represents the standby current specification.

## RESET\#: Hardware Reset Pin

Note: The RESET\# pin is not available on the Am29F002NB.

The RESET\# pin provides a hardware method of resetting the device to reading array data. When the system drives the RESET\# pin low for at least a period of $t_{R P}$, the device immediately terminates any operation in progress, tristates all data output pins, and ignores all read/write attempts for the duration of the RESET\# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET\# pulse. When RESET\# is held at $\mathrm{V}_{\mathrm{IL}}$, the device enters the TTL standby mode; if RESET\# is held at $\mathrm{V}_{\mathrm{SS}} \pm$ 0.5 V , the device enters the CMOS standby mode.

The RESET\# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.
Refer to the AC Characteristics tables for RESET\# parameters and timing diagram.

## Output Disable Mode

When the OE\# input is at $\mathrm{V}_{\mathrm{IH}}$, output from the device is disabled. The output pins are placed in the high impedance state.

Table 2. Am29F002B/Am29F002NB Top Boot Block Sector Address Table

| Sector | A17 | A16 | A15 | A14 | A13 | Sector Size <br> (Kbytes) | Address Range <br> (in hexadecimal) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SA0 | 0 | 0 | X | X | X | 64 | $00000 \mathrm{~h}-0 \mathrm{FFFFh}$ |
| SA1 | 0 | 1 | X | X | X | 64 | 10000h-1FFFFh |
| SA2 | 1 | 0 | X | X | X | 64 | $20000 \mathrm{~h}-2 F F F F \mathrm{~h}$ |
| SA3 | 1 | 1 | 0 | X | X | 32 | $30000 \mathrm{~h}-37 \mathrm{FFFh}$ |
| SA4 | 1 | 1 | 1 | 0 | 0 | 8 | $38000 \mathrm{~h}-39 F F F h$ |
| SA5 | 1 | 1 | 1 | 0 | 1 | 8 | 3A000h-3BFFFh |
| SA6 | 1 | 1 | 1 | 1 | $X$ | 16 | 3C000h-3FFFFh |

Table 3. Am29F002B/Am29F002NB Bottom Boot Block Sector Address Table

| Sector | A17 | A16 | A15 | A14 | A13 | Sector Size <br> (Kbytes) | Address Range <br> (in hexadecimal) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SA0 | 0 | 0 | 0 | 0 | $X$ | 16 | $00000 \mathrm{~h}-03 F F F h$ |
| SA1 | 0 | 0 | 0 | 1 | 0 | 8 | $04000 \mathrm{~h}-05 F F F \mathrm{~h}$ |
| SA2 | 0 | 0 | 0 | 1 | 1 | 8 | $06000 \mathrm{~h}-07 \mathrm{FFFh}$ |
| SA3 | 0 | 0 | 1 | X | X | 32 | $08000 \mathrm{~h}-0 \mathrm{FFFFh}$ |
| SA4 | 0 | 1 | X | X | X | 64 | $10000 \mathrm{~h}-1 \mathrm{FFFFh}$ |
| SA5 | 1 | 0 | X | X | X | 64 | $20000 \mathrm{~h}-2 \mathrm{FFFFh}$ |
| SA6 | 1 | 1 | X | X | X | 64 | 30000h-3FFFFh |

## Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7-DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.
When using programming equipment, the autoselect mode requires $\mathrm{V}_{\text {ID }}$ on address pin A 9 . Address pins A6, A1, and A0 must be as shown in Autoselect Codes (High Voltage Method) table. In addition, when verifying sector protection, the sector address must appear
on the appropriate highest order address bits. Refer to the corresponding Sector Address Tables. The Command Definitions table shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7-DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require $\mathrm{V}_{\text {ID }}$. See "Command Definitions" for details on using the autoselect mode.

Table 4. Am29F002B/Am29F002NB Autoselect Codes (High Voltage Method)

| Description | CE\# | OE\# | WE\# | $\begin{gathered} \text { A17 } \\ \text { to } \\ \text { A13 } \end{gathered}$ | $\begin{gathered} \text { A12 } \\ \text { to } \\ \text { A10 } \end{gathered}$ | A9 | $\begin{aligned} & \text { A8 } \\ & \text { to } \\ & \text { A7 } \end{aligned}$ | A6 | $\begin{gathered} \text { A5 } \\ \text { to } \\ \text { A2 } \end{gathered}$ | A1 | A0 | $\begin{gathered} \text { DQ7 } \\ \text { to } \\ \text { DQ0 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer ID: AMD | L | L | H | X | X | $V_{\text {ID }}$ | X | L | X | L | L | 01h |
| Device ID: <br> Am29F002B/Am29F002NB <br> (Top Boot Block) | L | L | H | X | X | $V_{\text {ID }}$ | X | L | X | L | H | B0h |
|  | L | L | H |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Device ID: } \\ & \text { Am29F002B/Am29F002NB } \\ & \text { (Bottom Boot Block) } \end{aligned}$ | L | L | H | X | X | $\mathrm{V}_{\text {ID }}$ | X | L | X | L | H | 34h |
|  | L | L | H |  |  |  |  |  |  |  |  |  |
| Sector Protection Verification | L | L | H | SA | X | $V_{\text {ID }}$ | X | L | X | H | L | 01h (protected) |
|  |  |  |  |  |  |  |  |  |  |  |  | 00h (unprotected) |

$L=$ Logic Low $=V_{I L}, H=$ Logic High $=V_{I H}, S A=$ Sector Address, $X=$ Don't care .

## Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both
program and erase operations in previously protected sectors.

Sector protection/unprotection must be implemented using programming equipment. The procedure requires a high voltage ( $\mathrm{V}_{\mathrm{ID}}$ ) on address pin A 9 and the control pins. Details on this method are provided in the supplements, publication numbers 20819 (Am29F002B) and 21183 (Am29F002NB). Contact an AMD representative to obtain a copy of the appropriate document.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at its factory prior to shipping the device through AMD's ExpressFlash ${ }^{\text {TM }}$ Service. Contact an AMD representative for details.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.

## Temporary Sector Unprotect

Note: This feature requires the RESET\# pin and is therefore not available on the Am29F002NB.

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET\# pin to $\mathrm{V}_{\text {ID }}$. During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once $\mathrm{V}_{I D}$ is removed from the RESET\# pin, all the previously protected sectors are protected again. Figure 1 shows the algorithm, and the Temporary Sector Unprotect diagram shows the timing waveforms, for this feature.


## Notes:

1. All protected sectors unprotected.
2. All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation

## Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to the Command Definitions table). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during $\mathrm{V}_{\mathrm{Cc}}$ power-up and power-down transitions, or from system noise.

## Low $V_{\text {cc }}$ Write Inhibit

When $V_{\text {CC }}$ is less than $V_{\text {LKO }}$, the device does not accept any write cycles. This protects data during $\mathrm{V}_{\mathrm{CC}}$ power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until $\mathrm{V}_{\mathrm{CC}}$ is greater than $\mathrm{V}_{\text {LKO }}$. The system must provide the proper signals to the control pins to prevent unintentional writes when $V_{C C}$ is greater than $V_{\text {LKO }}$.

## Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE\#, CE\# or WE\# do not initiate a write cycle.

## Logical Inhibit

Write cycles are inhibited by holding any one of OE\# = $\mathrm{V}_{\mathrm{IL}}$, CE\# $=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{WE} \#=\mathrm{V}_{\mathrm{IH}}$. To initiate a write cycle, CE\# and WE\# must be a logical zero while OE\# is a logical one.

## Power-Up Write Inhibit

If $\mathrm{WE} \#=\mathrm{CE} \#=\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{OE} \#=\mathrm{V}_{\mathrm{IH}}$ during power up, the device does not accept commands on the rising edge of WE\#. The internal state machine is automatically reset to reading array data on power-up.

## COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. The Command Definitions table defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence resets the device to reading array data.

All addresses are latched on the falling edge of WE\# or CE\#, whichever happens later. All data is latched on the rising edge of WE\# or CE\#, whichever happens first. Refer to the appropriate timing diagrams in the "AC Characteristics" section.

## Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" for more information on this mode.

The system must issue the reset command to reenable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the "Device Bus Operations" section for more information. The Read Operations table provides the read parameters, and Read Operation Timings diagram shows the timing diagram

## Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in

Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

## Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. The Command Definitions table shows the address and data requirements. This method is an alternative to that shown in the Autoselect Codes (High Voltage Method) table, which is intended for PROM programmers and requires $\mathrm{V}_{\text {ID }}$ on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.
A read cycle at address XX00h or retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02 h in returns 01 h if that sector is protected, or 00 h if it is unprotected. Refer to the Sector Address tables for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

## Byte Program Command Sequence

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. The Command Definitions take shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using

DQ7 or DQ6. See "Write Operation Status" for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. On the Am29F002B only, note that a hardware reset during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a " 0 " back to a " 1 ". Attempting to do so may halt the operation and set DQ5 to "1", or cause the Data\# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still " 0 ". Only erase operations can convert a " 0 " to a " 1 ".


Note: See the appropriate Command Definitions table for program command sequence.

Figure 2. Program Operation

## Chip Erase Command Sequence

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. On the Am29F002B only, note that a hardware reset during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 3 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip/Sector Erase Operation Timings for timing waveforms.

## Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The Command Definitions table shows the address and data requirements for the sector erase command sequence.

The device does not require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of $50 \mu \mathrm{~s}$ begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 $\mu \mathrm{s}$, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The

## AMD

interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than $50 \mu \mathrm{~s}$, the system need not monitor DQ3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE\# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. On the Am29F002B only, note that a hardware reset during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. Refer to "Write Operation Status" for information on these status bits.

Figure 3 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to
the Sector Erase Operations Timing diagram for timing waveforms.


## Notes:

1. See the appropriate Command Definitions table for erase command sequence.
2. See "DQ3: Sector Erase Timer" for more information.

Figure 3. Erase Operation

## Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the $50 \mu \mathrm{~s}$ time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of $20 \mu \mathrm{~s}$ to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7-DQ0. The
system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.

## AMD

## Command Definitions

Table 5. Am29F002B/Am29F002NB Command Definitions

|  |  |  |  |  |  |  | Bus | cles ( | Notes 2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Sequence | $\stackrel{0}{0}$ |  |  | Sec |  | Thir |  |  |  | Fif |  | Six |  |
|  | (Note 1) | O | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read (N | te 5) | 1 | RA | RD |  |  |  |  |  |  |  |  |  |  |
| Reset (N | te 6) | 1 | XXX | F0 |  |  |  |  |  |  |  |  |  |  |
|  | Manufacturer ID | 4 | 555 | AA | 2AA | 55 | 555 | 90 | X00 | 01 |  |  |  |  |
|  | Device ID, Top Boot Block | 4 | 555 | AA | 2AA | 55 | 555 | 90 | X01 | B0 |  |  |  |  |
| select <br> (Note 7) | Device ID, Bottom Boot Block | 4 | 555 | AA | 2AA | 55 | 555 | 90 | X01 | 34 |  |  |  |  |
|  | Sector Protect Verify (Note 8) | 4 | 555 | AA | 2AA | 55 | 555 | 90 | $\begin{aligned} & \hline \text { (SA) } \\ & \text { X02 } \end{aligned}$ | 00 |  |  |  |  |
| Program |  | 4 | 555 | AA | 2AA | 55 | 555 | A0 | PA | PD |  |  |  |  |
| Chip Era |  | 6 | 555 | AA | 2AA | 55 | 555 | 80 | 555 | AA | 2AA | 55 | 555 | 10 |
| Sector E | ase | 6 | 555 | AA | 2AA | 55 | 555 | 80 | 555 | AA | 2AA | 55 | SA | 30 |
| Erase Sus | spend (Note 9) | 1 | XXX | B0 |  |  |  |  |  |  |  |  |  |  |
| Erase Re | sume (Note 10) | 1 | XXX | 30 |  |  |  |  |  |  |  |  |  |  |

## Legend:

$X=$ Don't care
$R A=$ Address of the memory location to be read.
$R D=$ Data read from location $R A$ during read operation.
$P A=$ Address of the memory location to be programmed.
Addresses latch on the falling edge of the WE\# or CE\# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE\# or CE\# pulse, whichever happens first.
$S A=$ Address of the sector to be verified (in autoselect mode) or erased. Address bits A17-A13 uniquely select any sector.

## Notes:

1. See Table 1 for description of bus operations.
2. All values are in hexadecimal.
3. Except when reading array or autoselect data, all bus cycles are write operations.
4. Address bits A17-A11 are don't cares for unlock and command cycles, except when PA or SA is required.
5. No unlock or command cycles required when reading array data.
6. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).
7. The fourth cycle of the autoselect command sequence is a read cycle.
8. The data is 00 h for an unprotected sector and 01 h for a protected sector. See "Autoselect Command Sequence" for more information.
9. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
10. The Erase Resume command is valid only during the Erase Suspend mode.

## WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 6 and the following subsections describe the functions of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

## DQ7: Data\# Polling

The Data\# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data\# Polling is valid after the rising edge of the final WE\# pulse in the program or erase command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data\# Polling on DQ7 is active for approximately $2 \mu \mathrm{~s}$, then the device returns to reading array data.

During the Embedded Erase algorithm, Data\# Polling produces a " 0 " on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data\# Polling produces a " 1 " on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to " 1 "; prior to this, the device outputs the "complement," or " 0 ." The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data\# Polling on DQ7 is active for approximately $100 \mu \mathrm{~s}$, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7DQ0 on the following read cycles. This is because DQ7 may change asynchronously with DQ0-DQ6 while Output Enable (OE\#) is asserted low. The Data\# Polling Timings (During Embedded Algorithms) figure in the "AC Characteristics" section illustrates this.

Table 6 shows the outputs for Data\# Polling on DQ7. Figure 4 shows the Data\# Polling algorithm.


## Notes:

1. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = " 1 " because DQ7 may change simultaneously with DQ5.

Figure 4. Data\# Polling Algorithm

## DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE\# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE\# or CE\# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately $100 \mu \mathrm{~s}$, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erasesuspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data\# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately $2 \mu$ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

The Write Operation Status table shows the outputs for Toggle Bit I on DQ6. Refer to Figure 5 for the toggle bit algorithm, and to the Toggle Bit Timings figure in the "AC Characteristics" section for the timing diagram. The DQ2 vs. DQ6 figure shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.

## DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE\# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE\# or CE\# to
control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 6 to compare outputs for DQ2 and DQ6.

Figure 5 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Refer to the Toggle Bit Timings figure for the toggle bit timing diagram. The DQ2 vs. DQ6 figure shows the differences between DQ2 and DQ6 in graphical form.

## Reading Toggle Bits DQ6/DQ2

Refer to Figure 5 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7-DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7-DQ0 on the following read cycle.
However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.
The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 5).

## DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a " 1 " to a location that is previously programmed to " 0 ." Only an erase operation can change a " 0 " back to a " 1 ." Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1."
Under both these conditions, the system must issue the reset command to return the device to reading array data.

## DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire timeout also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." The system may ignore DQ3 if the system can guarantee that the time between additional sector erase commands will always be less than $50 \mu \mathrm{~s}$. See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data\# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is " 1 ", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is " 0 ", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 6 shows the outputs for DQ3.


## Notes:

1. Read toggle bit twice to determine whether or not it is toggling. See text.
2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

Figure 5. Toggle Bit Algorithm

## AMD

Table 6. Write Operation Status

| Operation DQ7 <br> (Note 1) DQ6 DQ5 <br> (Note 2) DQ3DQ2 <br> (Note 1) |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Standard <br> Mode | Embedded Program Algorithm | DQ7\# | Toggle | 0 | N/A | No toggle |
|  | Embedded Erase Algorithm | 0 | Toggle | 0 | 1 | Toggle |
| Erase <br> Suspend <br> Mode | Reading within Erase <br> Suspended Sector | Reading within Non-Erase <br> Suspended Sector | Data | Data | Data | Data |
|  | Erase-Suspend-Program | DQ7\# | Toggle | 0 | Nata |  |

Notes:

1. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
2. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature Plastic Packages . | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient Temperature with Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Voltage with Respect to Ground |  |
| $\mathrm{V}_{\text {CC }}$ (Note 1) | -2.0 V to +7.0 V |
| A9, OE\#, and |  |
| RESET\# (Note 2). | -2.0 V to +12.5 V |
| All other pins (Note 1) | -0.5 V to +7.0 V |
| utput Short Circuit Current ( |  |

## Notes:

1. Minimum DC voltage on input or I/O pins is -0.5 V . During voltage transitions, input or I/O pins may overshoot $V_{S S}$ to -2.0 V for periods of up to 20 ns . See Figure 6.
Maximum DC voltage on input or I/O pins is $\mathrm{V}_{C C}+0.5 \mathrm{~V}$. During voltage transitions, input or I/O pins may overshoot to $V_{C C}+2.0 \mathrm{~V}$ for periods up to 20 ns . See Figure 7.
2. Minimum DC input voltage on pins A9, OE\#, and RESET\# is -0.5 V. During voltage transitions, A9, OE\#, and RESET\# may overshoot $V_{S S}$ to -2.0 V for periods of up to 20 ns . See Figure 6. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to +13.5 V for periods up to 20 ns. (RESET\# is not available on Am29F002NB)
3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.


Figure 6. Maximum Negative Overshoot Waveform


Figure 7. Maximum Positive Overshoot Waveform

## OPERATING RANGES

## Commercial (C) Devices

Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots \ldots .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## Industrial (I) Devices

Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Extended (E) Devices

Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## $\mathbf{V}_{\mathbf{C C}}$ Supply Voltages

$\mathrm{V}_{\text {CC }}$ for $\pm 5 \%$ devices . . . . . . . . . . +4.75 V to +5.25 V
$\mathrm{V}_{\mathrm{CC}}$ for $\pm 10 \%$ devices . . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

AMD

## DC CHARACTERISTICS

TTL/NMOS Compatible

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { max }}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIt }}$ | A9, OE\#, RESET\# Input Load Current (Notes 1, 5) | $\begin{aligned} & \mathrm{V}_{C C}=\mathrm{V}_{\mathrm{CC}} \text { max; } \\ & \text { A9, OE\#, RESET\# }=12.5 \mathrm{~V} \end{aligned}$ |  |  | 50 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { max }}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\text {CC }}$ Active Read Current (Notes 2, 3) | $C E \#=V_{\text {IL }}, \mathrm{OE} \#=\mathrm{V}_{\mathrm{IH}}$ |  | 20 | 30 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\text {CC }}$ Active Write Current (Notes 2, 4, 5) | $\mathrm{CE} \#=\mathrm{V}_{\mathrm{IL}}, \mathrm{OE} \mathrm{\#}=\mathrm{V}_{\mathrm{IH}}$ |  | 30 | 40 | mA |
| $\mathrm{I}_{\mathrm{CC} 3}$ | $\mathrm{V}_{\text {CC }}$ Standby Current (Note 2) | CE\#, OE\# = $\mathrm{V}_{\text {IH }}$ |  | 0.4 | 1 | mA |
| $\mathrm{I}_{\mathrm{CC} 4}$ | $\mathrm{V}_{\text {CC }}$ Reset Current (Notes 1, 2) | RESET\# = $\mathrm{V}_{\text {IL }}$ |  | 0.4 | 1 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\begin{aligned} & V_{C C} \\ & +0.5 \end{aligned}$ | V |
| $\mathrm{V}_{\text {ID }}$ | Voltage for Autoselect and Temporary Sector Unprotect | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ | 11.5 |  | 12.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { min }}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { min }}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {LKO }}$ | Low $\mathrm{V}_{\text {CC }}$ Lock-Out Voltage |  | 3.2 |  | 4.2 | V |

Notes:

1. RESET\# is not available on Am29FOO2NB.
2. Maximum $I_{C C}$ specifications are tested with $V_{C C}=V_{C C \max }$.
3. The $I_{C C}$ current listed is typically less than $2 \mathrm{~mA} / \mathrm{MHz}$, with $O E \#$ at $V_{I H}$.
4. ICC active while Embedded Erase or Embedded Program is in progress.
5. Not $100 \%$ tested.

## DC CHARACTERISTICS

## CMOS Compatible

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { max }} \end{aligned}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ILIt | A9, OE\#, RESET\# Input Load Current (Notes 1, 5) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { max }} ; \\ & \text { A9, OE\#, RESET\# }=12.5 \mathrm{~V} \end{aligned}$ |  |  | 50 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { max }} \end{aligned}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Active Read Current <br> (Notes 2, 3) | $C E \#=\mathrm{V}_{\mathrm{IL}}, \mathrm{OE} \mathrm{\#}=\mathrm{V}_{\mathrm{IH}}$ |  | 20 | 30 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC}}$ Active Write Current (Notes 2, 4, 5) | $\mathrm{CE} \mathrm{\#}=\mathrm{V}_{\mathrm{IL}}, \mathrm{OE} \mathrm{\#}=\mathrm{V}_{\mathrm{IH}}$ |  | 30 | 40 | mA |
| $\mathrm{I}_{\text {CC3 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Standby Current (Notes 2, 6) | $C E \#=\mathrm{V}_{\mathrm{CC}} \pm 0.5 \mathrm{~V}$ |  | 1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC4 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Reset Current <br> (Notes 1, 2, 6) | RESET\# = $\mathrm{V}_{\text {IL }}$ |  | 1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.7 \times \mathrm{V}_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $V_{\text {ID }}$ | Voltage for Autoselect and Temporary Sector Unprotect | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 11.5 |  | 12.5 | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { min }}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { min }}$ | $0.85 \mathrm{~V}_{\mathrm{CC}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Volage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} \text { min }}$ | $\mathrm{V}_{C C}-0.4$ |  |  |  |
| $\mathrm{V}_{\text {LKO }}$ | Low $\mathrm{V}_{\text {CC }}$ Lock-Out Voltage |  | 3.2 |  | 4.2 | V |

## Notes:

1. RESET\# is not available on Am29F002NB.
2. Maximum $I_{C C}$ specifications are tested with $V_{C C}=V_{C C m a x}$.
3. The $I_{C C}$ current listed is typically less than $2 \mathrm{~mA} / \mathrm{MHz}$, with OE\# at $V_{I H}$.
4. ICC active while Embedded Erase or Embedded Program is in progress.
5. Not $100 \%$ tested.
6. $I_{C C 3}$ and $I_{C C 4}=20 \mu A$ max at extended temperature (>+85 ${ }^{\circ} \mathrm{C}$ ).

## TEST CONDITIONS



Figure 8. Test Setup

Table 7. Test Specifications

| Test Condition | $-\mathbf{- 5 5}$ | All <br> others | Unit |
| :--- | :---: | :---: | :---: |
| Output Load | 1 TTL gate |  |  |
| Output Load Capacitance, $\mathrm{C}_{\mathrm{L}}$ <br> (including jig capacitance) | 30 | 100 | pF |
| Input Rise and Fall Times | 5 | 20 | ns |
| Input Pulse Levels | $0.0-3.0$ | $0.45-2.4$ | V |
| Input timing measurement <br> reference levels | 1.5 | $0.8,2.0$ | V |
| Output timing measurement <br> reference levels | 1.5 | $0.8,2.0$ | V |

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | Steady |  |
|  | Changing from H to L |  |
|  | Changing from L to H |  |
|  | Don't Care, Any Change Permitted | Changing, State Unknown |
|  | Does Not Apply | Center Line is High Impedance State (High Z) |

## AC CHARACTERISTICS

## Read Operations

| Parameter |  | Description |  | Test Setup |  | Speed Options |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC | Std |  |  | -55 | -70 | -90 | -120 |  |
| $t_{\text {AVAV }}$ | $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time (Note 1) |  |  |  |  | Min | 55 | 70 | 90 | 120 | ns |
| ${ }^{\text {t }}$ AVQV | ${ }^{\text {t }}$ ACC | Address to Output Delay |  | $\begin{aligned} & \text { CE\# }=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | Max | 55 | 70 | 90 | 120 | ns |
| $t_{\text {ELQV }}$ | $\mathrm{t}_{\text {CE }}$ | Chip Enable to Output Delay |  | OE\# $=\mathrm{V}_{\text {IL }}$ | Max | 55 | 70 | 90 | 120 | ns |
| $\mathrm{t}_{\text {GLQV }}$ | $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Delay |  |  | Max | 30 | 30 | 35 | 50 | ns |
| $\mathrm{t}_{\text {EHQZ }}$ | $\mathrm{t}_{\text {DF }}$ | Chip Enable to Output High Z (Note 1) |  |  | Max | 15 | 20 | 20 | 30 | ns |
| $\mathrm{t}_{\text {GHQZ }}$ | $t_{\text {bF }}$ | Output Enable to Output High Z (Note 1) |  |  | Max | 15 | 20 | 20 | 30 | ns |
|  | $\mathrm{t}_{\text {Oeh }}$ | Output Enable Hold Time (Note 1) | Read |  | Min | 0 |  |  |  | ns |
|  |  |  | Toggle and Data\# Polling |  | Min | 10 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{AXQX}}$ | ${ }^{\text {toh }}$ | Output Hold Time From Addresses, CE\# or OE\#, Whichever Occurs First (Note 1) |  |  | Min | 0 |  |  |  | ns |

## Notes:

1. Not $100 \%$ tested.
2. See Table 7 and Figure 8 for test specifications.


Figure 9. Read Operations Timings

AMD

## AC CHARACTERISTICS

Hardware Reset (RESET\#)

| Parameter |  |  |  |  |  |  |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| JEDEC | Std | Description | Test Setup | All Speed Options | Unit |  |
|  | $t_{\text {READY }}$ | RESET\# Pin Low (During Embedded <br> Algorithms) to Read or Write (See Note) |  | Max | 20 | $\mu \mathrm{~s}$ |
|  | $\mathrm{t}_{\text {READY }}$ | RESET\# Pin Low (NOT During Embedded <br> Algorithms) to Read or Write (See Note) |  | Max | 500 | ns |
|  | $\mathrm{t}_{\text {RP }}$ | RESET\# Pulse Width |  | Min | 500 | ns |
|  | $\mathrm{t}_{\text {RH }}$ | RESET\# High Time Before Read (See Note) |  | Min | 50 | ns |

Note: Not $100 \%$ tested. RESET\# is not available on Am29F002NB.


Figure 10. RESET\# Timings

## AC CHARACTERISTICS

Erase/Program Operations

| Parameter |  | Description |  | Speed Options |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC | Std |  |  | -55 | -70 | -90 | -120 |  |
| $\mathrm{t}_{\text {AVAV }}$ | $t_{\text {wc }}$ | Write Cycle Time (Note 1) | Min | 55 | 70 | 90 | 120 | ns |
| $t_{\text {AVWL }}$ | $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | Min | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {WLAX }}$ | $t_{\text {AH }}$ | Address Hold Time | Min | 45 | 45 | 45 | 50 | ns |
| $\mathrm{t}_{\text {DVWH }}$ | $t_{\text {DS }}$ | Data Setup Time | Min | 25 | 30 | 45 | 50 | ns |
| $t_{\text {whDx }}$ | $t_{\text {DH }}$ | Data Hold Time | Min | 0 |  |  |  | ns |
|  | $\mathrm{t}_{\text {OES }}$ | Output Enable Setup Time | Min | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {GHWL }}$ | $\mathrm{t}_{\text {GHWL }}$ | Read Recovery Time Before Write (OE\# High to WE\# Low) | Min | 0 |  |  |  | ns |
| teLWL | $\mathrm{t}_{\mathrm{CS}}$ | CE\# Setup Time | Min | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {WHEH }}$ | $\mathrm{t}_{\mathrm{CH}}$ | CE\# Hold Time | Min | 0 |  |  |  | ns |
| $t_{\text {WLWH }}$ | $\mathrm{t}_{\text {WP }}$ | Write Pulse Width | Min | 30 | 35 | 45 | 50 | ns |
| $\mathrm{t}_{\text {WHWL }}$ | $\mathrm{t}_{\text {WPH }}$ | Write Pulse Width High | Min | 20 |  |  |  | ns |
| $\mathrm{t}_{\text {WHWH }}$ | $\mathrm{t}_{\text {WHWH1 }}$ | Programming Operation (Note 2) | Typ | 7 |  |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {WHWH2 }}$ | $\mathrm{t}_{\text {WHWH2 }}$ | Sector Erase Operation (Note 2) | Typ | 1 |  |  |  | sec |
|  | $\mathrm{t}_{\mathrm{vcs}}$ | $\mathrm{V}_{\text {CC }}$ Setup Time (Note 1) | Min | 50 |  |  |  | $\mu \mathrm{s}$ |

## Notes:

1. Not $100 \%$ tested.
2. See the "Erase and Programming Performance" section for more information.

## AMD

## AC CHARACTERISTICS



Notes:

1. $P A=$ program address, $P D=$ program data, $D_{O U T}$ is the true data at the program address.

Figure 11. Program Operation Timings

## AC CHARACTERISTICS



## Notes:

1. $S A=$ sector address (for Sector Erase), VA = Valid Address for reading status data ("see "Write Operation Status").

Figure 12. Chip/Sector Erase Operation Timings

## AMD

## AC CHARACTERISTICS



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 13. Data\# Polling Timings (During Embedded Algorithms)


Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 14. Toggle Bit Timings (During Embedded Algorithms)

## AC CHARACTERISTICS



Note: The system may use CE\# or OE\# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.

Figure 15. DQ2 vs. DQ6

Temporary Sector Unprotect (Am29F002B only)

| Parameter |  |  |  |  |
| :---: | :---: | :--- | :---: | :---: | :---: |
| JEDEC | Std. | Description | All Speed Options |  |

Note: Not 100\% tested.


Figure 16. Temporary Sector Unprotect Timing Diagram (Am29F002B only)

AMD

## AC CHARACTERISTICS

Alternate CE\# Controlled Erase/Program Operations

| Parameter |  | Description |  | Speed Options |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC | Std. |  |  | -55 | -70 | -90 | -120 |  |
| $\mathrm{t}_{\text {AVAV }}$ | $\mathrm{t}_{\text {wc }}$ | Write Cycle Time (Note 1) | Min | 55 | 70 | 90 | 120 | ns |
| $\mathrm{t}_{\text {AVEL }}$ | $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | Min | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {ELAX }}$ | $t_{\text {AH }}$ | Address Hold Time | Min | 45 | 45 | 45 | 50 | ns |
| $\mathrm{t}_{\text {DVEH }}$ | $t_{\text {DS }}$ | Data Setup Time | Min | 25 | 30 | 45 | 50 | ns |
| $t_{\text {EHDX }}$ | $t_{\text {DH }}$ | Data Hold Time | Min | 0 |  |  |  | ns |
|  | $\mathrm{t}_{\text {OES }}$ | Output Enable Setup Time | Min | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {GHEL }}$ | $t_{\text {GHEL }}$ | Read Recovery Time Before Write (OE\# High to WE\# Low) | Min | 0 |  |  |  | ns |
| ${ }^{\text {twLeL }}$ | tws | WE\# Setup Time | Min | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {EHWH }}$ | $t_{\text {wH }}$ | WE\# Hold Time | Min | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {ELEH }}$ | $\mathrm{t}_{\text {CP }}$ | CE\# Pulse Width | Min | 30 | 35 | 45 | 50 | ns |
| $\mathrm{t}_{\text {EHEL }}$ | $\mathrm{t}_{\mathrm{CPH}}$ | CE\# Pulse Width High | Min | 20 |  |  |  | ns |
| $\mathrm{t}_{\text {WHWH }} 1$ | $\mathrm{t}_{\text {WHWH1 }}$ | Programming Operation (Note 2) | Typ | 7 |  |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {WHWH2 }}$ | $\mathrm{t}_{\text {WHWH2 }}$ | Sector Erase Operation (Note 2) | Typ | 1 |  |  |  | sec |

1. Not $100 \%$ tested.
2. See the "Erase and Programming Performance" section for more information.

## AC CHARACTERISTICS



## Notes:

1. $P A=$ Program Address, $P D=$ Program Data, $D Q 7 \#=$ complement of data written to device,$D_{O U T}=$ data written to device.
2. Figure indicates the last two bus cycles of the command sequence.

Figure 17. Alternate CE\# Controlled Write Operation Timings

## AMD

ERASE AND PROGRAMMING PERFORMANCE

| Parameter | Typ (Note 1) | Max (Note 2) | Unit | Comments |
| :--- | :---: | :---: | :---: | :--- |
| Sector Erase Time | 1 | 8 | s | Excludes 00h programming <br> prior to erasure (Note 4) |
| Chip Erase Time | 7 |  | s | $\mu \mathrm{~s}$ |
| Byte Programming Time | 7 | 300 | Excludes system level |  |
| Chip Programming Time (Note 3) | 1.8 | 5.4 | s | overhead (Note 5) |

## Notes:

1. Typical program and erase times assume the following conditions: $25 \times C, 5.0 \mathrm{~V} V_{C C}, 1,000,000$ cycles. Additionally, programming typicals assume checkerboard pattern.
2. Under worst case conditions of $90^{\circ} \mathrm{C}, V_{C C}=4.5 \mathrm{~V}$ (4.75 V for $\pm 5 \%$ devices), 1,000,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle sequence for the program command. See Table 5 for further information on command definitions.
6. The device has a minimum guaranteed erase and program cycle endurance of 1,000,000 cycles.

## LATCHUP CHARACTERISTICS

| Description | Min | Max |
| :--- | :---: | :---: |
| Input voltage with respect to $\mathrm{V}_{\text {SS }}$ on all pins except I/O pins <br> (including A9, OE\#, and RESET\#) | -1.0 V | 12.5 V |
| Input voltage with respect to $\mathrm{V}_{\text {SS }}$ on all I/O pins | -1.0 V | $\mathrm{~V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{CC}}$ Current | -100 mA | +100 mA |

Note: Includes all pins except $V_{C C}$. Test conditions: $V_{C C}=5.0 \mathrm{~V}$, one pin at a time. RESET\# not available on Am29F002NB.

## TSOP PIN CAPACITANCE

| Parameter <br> Symbol | Parameter Description | Test Setup | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0$ | 6 | 7.5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0$ | 8.5 | 12 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | Control Pin Capacitance | $\mathrm{V}_{\mathrm{IN}}=0$ | 7.5 | 9 | pF |

## Notes:

1. Sampled, not $100 \%$ tested.
2. Test conditions $T_{A}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$

AMD
PLCC AND PDIP PIN CAPACITANCE

| Parameter <br> Symbol | Parameter Description | Test Conditions | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0$ | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0$ | 8 | 12 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | Control Pin Capacitance | $\mathrm{V}_{\mathrm{PP}}=0$ | 8 | 12 | pF |

## Notes:

1. Sampled, not $100 \%$ tested.
2. Test conditions $T_{A}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$.

## DATA RETENTION

| Parameter | Test Conditions | Min | Unit |
| :--- | :---: | :---: | :---: |
| Minimum Pattern Data Retention Time | $150^{\circ} \mathrm{C}$ | 10 | Years |
|  | $125^{\circ} \mathrm{C}$ | 20 | Years |

## PHYSICAL DIMENSIONS

## PD 032-32-Pin Plastic DIP



Dwg rev AD; 10/99

| PACKAGE | PD 032 |  |
| :---: | :---: | :---: |
| JEDEC | MD-015(G)AP |  |
| SYMBCL | MIN | MAX |
| A | .140 | .225 |
| $b$ | .016 | .022 |
| $b 1$ | .045 | .065 |
| C | .009 | .015 |
| D | 1.640 | 1.670 |
| E1 | .530 | .580 |
| $E$ | .600 | .625 |
| e | .090 | .110 |
| L | .120 | .150 |
| $Q$ | .015 | .060 |
| S 1 | .005 | - |
| $\mathrm{e}_{\mathrm{B}}$ | .630 | .700 |
| N | 32 |  |
| $\left(\alpha_{1}-\alpha_{2}\right)$ | $0^{\circ}$ | $10^{\circ}$ |
| $\left(\alpha_{1}, \alpha_{2}\right)$ | $0^{\circ}$ | $15^{\circ}$ |

NDTES:

1. ALL DIMENSICNS ARE GIVEN IN INCHES.
2. A NDTCH, TAB, $\quad$ R PIN $\square N E$ IDENTIFICATIUN MARK SHALL BE LICATED ADJACENT TD PIN DNE.
3. ALL LEADS IN DIMENSIDNS b AND c INCREASE BY 3 MILS MAX. WHEN TIN PLATE /SDLDER DIP LEAD FINISH IS APPLIED.
4. THE MINIMUM LIMIT FDR DIMENSIDN bl MAY BE . 030 INCH IN FIUR CIRNER LEADS FIR PD 016, PD3 024, PDW 024, PD3 028, PDW 028.
5. D AND E1 DIMENSIONS D $D$ NDT INCLUDE MDLD FLASH OR PRDTRUSIDN.
6. E IS MEASURED FRIM THE DUTSIDE aF LEADS AND 15 MILS BELIW PLANE aF PKG EXIT DEFINED bY LEAD tap.
7. $Q$ IS MEASURED FRDM THE SEATING PLANE TD THE BASE PLANE.
8. L IS MEASURED FRDM SEATING PLANE OR .040 INCH LEAD SHIULDER WIDTH/GAUGE HILE SUCKET TI THE LEAD TIP.
9. WHEN STANDDFF has radii, the seating plane LDCATIDN IS DEFINED WHERE LEAD WIDTH EQUALS . $040^{\prime \prime}$.
10. ' N ' IS THE LEAD CDUNT.

## PHYSICAL DIMENSIONS (continued)

## PL 032-32-Pin Plastic Leaded Chip Carrier




FRENT VIEW


| PACKAGE | PL32 |  |
| :---: | :---: | :---: |
| JEDEC | MD-052(A)AE |  |
| SYMBDL | MIN | MAX |
| A | .125 | .140 |
| A1 | .080 | .095 |
| $D$ | .485 | .495 |
| D1 | .447 | .453 |
| D2 | .390 | .430 |
| D3 | .300 | REF |
| E | .585 | .595 |
| E1 | .547 | .553 |
| E2 | .490 | .530 |
| E3 | .400 | REF |
| C | .009 | .015 |

NDTES:

1. ALL DIMENSIDNS ARE IN INCHES.

〔. DIMENSIUNS "D" AND "E" ARE MEASURED FRUM IUTERMDST PDINT.
3. DIMENSIUNS D1 AND E1 DO NDT INCLUDE CDRNER MLLD FLASH. ALLDWABLE CDRNER MDLD FLASH IS .010"
4. DIMENSIDNS "A", "A1", "D2" AND "E2" ARE MEASURED AT THE PDINTS GF CDNTACT TI BASE PLANE
5. LEAD SPACING AS MEASURED FRDM CENTERLINE

TD CENTERLINE SHALL BE WITHIN $\pm .005^{\prime \prime}$
6. $J$-LEAD TIPS SHZULD BE LDCATED INSIDE THE "PDCKET.
7. LEAD CDPLANARITY SHALL BE WITHIN .004" AS MEASURED FRIM SEATING PLANE. CIPLANARITY IS MEASURED PER AMD 06-500,
8. LEAD TWEEZE SHALL BE WITHIN $0045^{\prime \prime} \mathrm{aN}$ EACH SIDE AS MEASURED FRDM A VERTICAL FLAT PLANE TWEEZE IS MEASURED PER AMD 06-500.
9. LEAD PICKET MAY BE RECTANGULAR (AS SHDWN) IR GVAL. IF CIRNER LEAD PCCKETS ARE CDNNECTED THEN 5 MILS MINIMUM CDRNER LEAD SPACING IS REQUIRED.

## PHYSICAL DIMENSIONS (continued)

## TS 032-32-Pin Standard Thin Small Package



## REVISION SUMMARY

## Revision A (July 1998)

Initial release

## Revision B (January 1999)

Distinctive Characteristics
Added:
20 -year data retention at $125^{\circ} \mathrm{C}$

- Reliable operation for the life of the system

AC Characterisitics—Read Operations Table
$t_{E H Q Z}, t_{G H Q Z}$ : Changed the 55 speed option to 15 ns from 20 ns

AC Characteristics—Erase/Program Operations
$t_{\text {WLAX: }}$ : Changed the 90 speed option to 45 ns from 50 ns .
$t_{D V W H}$ : Changed the 55 speed option to 25 ns from 30 ns .
$t_{W L W H}$ : changed the 55 speed option to 30 ns from 35 ns .
AC Characteristics—Alternate CE\# Controlled Erase/Program Operations
$t_{\text {DVEH: }}$ Changed the 55 speed option to 25 ns from 30 ns .
$t_{E L E H}$ : Changed the 55 speed option to 30 ns from 35 ns .
$t_{E L A X}$ : Changed the 90 speed option to 45 ns from 50 ns .

## DC Characteristics-TTL/NMOS Compatible

$I_{C C 1}, I_{C C 2}, I_{C C 3}, I_{C C 4}$ : Added Note 2 "Maximum I ICC specifications are tested with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCmax}}$ ".

## DC Characteristics-CMOS Compatible

$I_{C C 1}, I_{C C 2}, I_{C C 3}, I_{C C 4}$ : Added Note 2 "Maximum I ICC specifications are tested with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCmax}}$ ".

## Revision C (November 12, 1999) <br> AC Characteristics—Figure 11. Program Operations Timing and Figure 12. Chip/Sector Erase Operations

Deleted $\mathrm{t}_{\mathrm{GHWL}}$ and changed OE\# waveform to start at high.

## Physical Dimensions

Replaced figures with more detailed illustrations.

## Revision D (November 28, 2000)

## Global

Added table of contents.

## Ordering Information

Deleted burn-in option.

## Table 5, Command Definitions

In Note 4, changed the lower address bit of don't care range to A11.

## Trademarks

Copyright © 2000 Advanced Micro Devices, Inc. All rights reserved.
AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.
ExpressFlash is a trademark of Advanced Micro Devices, Inc
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies

