OKI Semiconductor

MSM82C55A-2RS/GS/VJS

**CMOS PROGRAMMABLE PERIPHERAL INTERFACE**

GENERAL DESCRIPTION

The MSM82C55A-2 is a programmable universal I/O interface device which operates as high speed and on low power consumption due to 3μ silicon gate CMOS technology. It is the best fit as an I/O port in a system which employs the 8-bit parallel processing MSM80C85AH CPU. This device has 24-bit I/O pins equivalent to three 8-bit I/O ports and all inputs/outputs are TTL interface compatible.

FEATURES

- High speed and low power consumption due to 3μ silicon gate CMOS technology
- 3 V to 6 V single power supply
- Full static operation
- Programmable 24-bit I/O ports
- Bidirectional bus operation (Port A)
- Bit set/reset function (Port C)
- TTL compatible
- Compatible with 8255A-5
- 40-pin Plastic DIP (DIP40-P-600-2.54): (Product name: MSM82C55A-2RS)
- 44-pin Plastic QFJ (QFJ44-P-S650-1.27): (Product name: MSM82C55A-2VJS)
- 44-pin Plastic QFP (QFP44-P-910-0.80-2K): (Product name: MSM82C55A-2GS-2K)

CIRCUIT CONFIGURATION

PIN CONFIGURATION (TOP VIEW)

40 pin Plastic DIP

Pin	Signal	Pin	Signal
1	PA₃	40	PA₄
2	PA₂	39	PA₅
3	PA₁	38	PA₆
4	PA₀	37	PA₇
5	$\overline{RD}$	36	$\overline{WR}$
6	$\overline{CS}$	35	RESET
7	GND	34	D₀
8	A₁	33	D₁
9	A₀	32	D₂
10	PC₇	31	D₃
11	PC₆	30	D₄
12	PC₅	29	D₅
13	PC₄	28	D₆
14	PC₀	27	D₇
15	PC₁	26	V_CC
16	PC₂	25	PB₇
17	PC₃	24	PB₆
18	PB₀	23	PB₅
19	PB₁	22	PB₄
20	PB₂	21	PB₃

44 pin Plastic QFP

44 pin Plastic QFJ

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rating			Unit
			MSM82C55A-2RS	MSM82C55A-2GS	MSM82C55A-2vJS	
Supply Voltage	V_{CC}	Ta = 25°C with respect to GND	−0.5 to +7			V
Input Voltage	V_{IN}		−0.5 to V_{CC} +0.5			V
Output Voltage	V_{OUT}		−0.5 to V_{CC} +0.5			V
Storage Temperature	T_{STG}	—	−55 to +150			°C
Power Dissipation	P_D	Ta = 25°C	1.0	0.7	1.0	W

OPERATING RANGE

Parameter	Symbol	Range	Unit
Supply Voltage	V_{CC}	3 to 6	V
Operating Temperature	T_{op}	−40 to 85	°C

RECOMMENDED OPERATING RANGE

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_{CC}	4.5	5	5.5	V
Operating Temperature	T_{op}	−40	+25	+85	°C
"L" Input Voltage	V_{IL}	−0.3	—	+0.8	V
"H" Input Voltage	V_{IH}	2.2	—	V_{CC} + 0.3	V

DC CHARACTERISTICS

Parameter	Symbol	Conditions		MSM82C55A-2			Unit
				Min.	Typ.	Max.	
"L" Output Voltage	V_{OL}	I_{OL} = 2.5 mA		—	—	0.4	V
"H" Output Voltage	V_{OH}	I_{OH} = −40 μA	V_{CC} = 4.5 V to 5.5 V Ta = −40°C to +85°C (C_L = 0 pF)	4.2	—	—	V
		I_{OH} = −2.5 mA		3.7	—	—	V
Input Leak Current	I_{LI}	$0 \leq V_{IN} \leq V_{CC}$		−1	—	1	μA
Output Leak Current	I_{LO}	$0 \leq V_{OUT} \leq V_{CC}$		−10	—	10	μA
Supply Current (Standby)	I_{CCS}	$\overline{CS} \geq V_{CC}$ −0.2 V $V_{IH} \geq V_{CC}$ −0.2 V $V_{IL} \leq$ 0.2 V		—	0.1	10	μA
Average Supply Current (Active)	I_{CC}	I/O Wire Cycle 82C55A-2 ...8 MHzCPU Timing		—	—	8	mA

AC CHARACTERISTICS

$(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V, Ta} = -40 \text{ to } +85°C)$

| Parameter	Symbol	MSM82C55A-2		Unit	Remarks
		Min.	Max.		
Setup Time of Address to the Falling Edge of $\overline{RD}$	t_{AR}	20	—	ns	
Hold Time of Address to the Rising Edge of $\overline{RD}$	t_{RA}	0	—	ns	
$\overline{RD}$ Pulse Width	t_{RR}	100	—	ns	
Delay Time from the Falling Edge of $\overline{RD}$ to the Output of Defined Data	t_{RD}	—	120	ns	
Delay Time from the Rising Edge of $\overline{RD}$ to the Floating of Data Bus	t_{DF}	10	75	ns	
Time from the Rising Edge of $\overline{RD}$ or $\overline{WR}$ to the Next Falling Edge of $\overline{RD}$ or $\overline{WR}$	t_{RV}	200	—	ns	
Setup Time of Address before the Falling Edge of $\overline{WR}$	t_{AW}	0	—	ns	
Hold Time of Address after the Rising Edge of $\overline{WR}$	t_{WA}	20	—	ns	
$\overline{WR}$ Pulse Width	t_{WW}	150	—	ns	
Setup Time of Bus Data before the Rising Edge of $\overline{WR}$	t_{DW}	50	—	ns	
Hold Time of Bus Data after the Rising Edge of $\overline{WR}$	t_{WD}	30	—	ns	
Delay Time from the rising Edge of $\overline{WR}$ to the Output of Defined Data	t_{WB}	—	200	ns	
Setup Time of Port Data before the Falling Edge of $\overline{RD}$	t_{IR}	20	—	ns	
Hold Time of Port Data after the Rising Edge of $\overline{RD}$	t_{HR}	10	—	ns	
$\overline{ACK}$ Pulse Width	t_{AK}	100	—	ns	Load 150 pF
$\overline{STB}$ Pulse Width	t_{ST}	100	—	ns	
Setup Time of Port Data before the rising Edge of $\overline{STB}$	t_{PS}	20	—	ns	
Hold Time of Port Bus Data after the rising Edge of $\overline{STB}$	t_{PH}	50	—	ns	
Delay Time from the Falling Edge of $\overline{ACK}$ to the Output of Defined Data	t_{AD}	—	150	ns	
Delay Time from the Rising Edge of $\overline{ACK}$ to the Floating of Port (Port A in Mode 2)	t_{KD}	20	250	ns	
Delay Time from the Rising Edge of $\overline{WR}$ to the Falling Edge of $\overline{OBF}$	t_{WOB}	—	150	ns	
Delay Time from the Falling Edge of ACK to the Rising Edge of $\overline{OBF}$	t_{AOB}	—	150	ns	
Delay Time from the Falling Edge of STB to the Rising Edge of IBF	t_{SIB}	—	150	ns	
Delay Time from the Rising Edge of $\overline{RD}$ to the Falling Edge of IBF	t_{RIB}	—	150	ns	
Delay Time from the the Falling Edge of $\overline{RD}$ to the Falling Edge of INTR	t_{RIT}	—	200	ns	
Delay Time from the Rising Edge of $\overline{STB}$ to the Rising Edge of INTR	t_{SIT}	—	150	ns	
Delay Time from the Rising Edge of $\overline{ACK}$ to the Rising Edge of INTR	t_{AIT}	—	150	ns	
Delay Time from the Falling Edge of $\overline{WR}$ to the Falling Edge of INTR	t_{WIT}	—	250	ns	

Note: Timing measured at $V_L = 0.8$ V and $V_H = 2.2$ V for both inputs and outputs.

TIMING DIAGRAM

### Basic Input Operation (Mode 0)

Basic Output Operation (Mode 0)

Strobe Input Operation (Mode 1)

Strobe Output Operation (Mode 1)

Bidirectional Bus Operation (Mode 2)

OUTPUT CHARACTERISTICS (REFERENCE VALUE)

1   Output "H" Voltage (V_{OH}) vs. Output Current (I_{OH})

Ta = −40 to + 85°C
V_{CC} = 5.0 V

(y-axis) Output "H" Voltage V_{OH} (V)
(x-axis) Output Current I_{OH} (mA)

2   Output "L" Voltage (V_{OL}) vs. Output Current (I_{OL})

V_{CC} = 5.0 V
Ta = −40 to +85°C

(y-axis) Output "L" Voltage V_{OL} (V)
(x-axis) Output Current I_{OL} (mA)

Note: The direction of flowing into the device is taken as positive for the output current.

PIN DESCRIPTION

Pin No.	Item	Input/Output	Function
D_7 - D_0	Bidirectional Data Bus	Input and Output	These are three-state 8-bit bidirectional buses used to write and read data upon receipt of the $\overline{WR}$ and $\overline{RD}$ signals from CPU and also used when control words and bit set/reset data are transferred from CPU to MSM82C55A-2.
RESET	Reset Input	Input	This signal is used to reset the control register and all internal registers when it is in high level. At this time, ports are all made into the input mode (high impedance status). all port latches are cleared to 0. and all ports groups are set to mode 0.
$\overline{CS}$	Chip Select Input	Input	When the $\overline{CS}$ is in low level, data transmission is enabled with CPU. When it is in high level, the data bus is made into the high impedance status where no write nor read operation is performed. Internal registers hold their previous status, however.
$\overline{RD}$	Read Input	Input	When $\overline{RD}$ is in low level, data is transferred from MSM82C55A-2 to CPU.
$\overline{WR}$	Write Input	Input	When $\overline{WR}$ is in low level, data or control words are transferred from CPU to MSM82C55A-2.
A_0, A_1	Port Select Input (Address)	Input	By combination of A_0 and A_1, either one is selected from among port A, port B, port C, and control register. These pins are usually connected to low order 2 bits of the address bus.
PA_7 - PA_0	Port A	Input and Output	These are universal 8-bit I/O ports. The direction of inputs/ outputs can be determined by writing a control word. Especially, port A can be used as a bidirectional port when it is set to mode 2.
PB_7 - PB_0	Port B	Input and Output	These are universal 8-bit I/O ports. The direction of inputs/outputs ports can be determined by writing a control word.
PC_7 - PC_0	Port C	Input and Output	These are universal 8-bit I/O ports. The direction of inputs/outputs can be determined by writing a control word as 2 ports with 4 bits each. When port A or port B is used in mode 1 or mode 2 (port A only), they become control pins. Especially, when port C is used as an output port, each bit can set/reset independently.
V_{CC}	–	–	+5V power supply.
GND	–	–	GND

BASIC FUNCTIONAL DESCRIPTION

Group A and Group B

When setting a mode to a port having 24 bits, set it by dividing it into two groups of 12 bits each.

Group A: Port A (8 bits) and high order 4 bits of port C ($PC_7 \sim PC_4$)
Group B: Port B (8 bits) and low order 4 bits of port C ($PC_3 \sim PC_0$)

Mode 0, 1, 2
There are 3 types of modes to be set by grouping as follows:

Mode 0: Basic input operation/output operation (Available for both groups A and B)
Mode 1: Strobe input operation/output operation (Available for both groups A and B)
Mode 2: Bidirectional bus operation (Available for group A only)

When used in mode 1 or mode 2, however, port C has bits to be defined as ports for control signal for operation ports (port A for group A and port B for group B) of their respective groups.

Port A, B, C
The internal structure of 3 ports is as follows:

Port A: One 8-bit data output latch/buffer and one 8-bit data input latch
Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer
Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input)

Single bit set/reset function for port C
When port C is defined as an output port, it is possible to set (to turn to high level) or reset (to turn to low level) any one of 8 bits individually without affecting other bits.

OPERATIONAL DESCRIPTION

Control Logic

Operations by addresses and control signals, e.g., read and write, etc. are as shown in the table below:

Operaiton	A_1	A_0	$\overline{CS}$	$\overline{WR}$	$\overline{RD}$	Operation
Input	0	0	0	1	0	Port A → Data Bus
	0	1	0	1	0	Port B → Data Bus
	1	0	0	1	0	Port C → Data Bus
Output	0	0	0	0	1	Data Bus → Port A
	0	1	0	0	1	Data Bus → Port B
	1	0	0	0	1	Data Bus → Port C
Control	1	1	0	0	1	Data Bus → Control Register
Others	1	1	0	1	0	Illegal Condition
	×	×	1	×	×	Data bus is in the high impedance status.

Setting of Control Word

The control register is composed of 7-bit latch circuit and 1-bit flag as shown below.

D_6	D_5	Mode
0	0	Mode 0
0	1	Mode 1
1	×	Mode 2

Precaution for Mode Selection

The output registers for ports A and C are cleared to ϕ each time data is written in the command register and the mode is changed, but the port B state is undefined.

Bit Set/Reset Function

When port C is defined as output port, it is possible to set (set output to 1) or reset (set output to 0) any one of 8 bits without affecting other bits as shown below.

| D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

Definition of set/reset for a desired bit. $\quad \begin{cases} 0 = \text{Reset} \\ 1 = \text{Set} \end{cases}$

Definition of bit wanted to be set or reset.

Dont's Care

Control word Identification flag

Be sure to set to 0 for bit set/reset

$\left(\begin{array}{l} \text{When set to 1, it becomes the control} \\ \text{word to define a mode and input/output.} \end{array}\right)$

Port C	D_3	D_2	D_1
PC_0	0	0	0
PC_1	0	0	1
PC_2	0	1	0
PC_3	0	1	1
PC_4	1	0	0
PC_5	1	0	1
PC_6	1	1	0
PC_7	1	1	1

Interrupt Control Function

When the MSM82C55A-2 is used in mode 1 or mode 2, the interrupt signal for the CPU is provided. The interrupt request signal is output from port C. When the internal flip-flop INTE is set beforehand at this time, the desired interrupt request signal is output. When it is reset beforehand, however, the interrupt request signal is not output. The set/reset of the internal flip-flop is made by the bit set/reset operation for port C virtually.

Bit set $\Rightarrow$ INTE is set $\Rightarrow$ Interrupt allowed
Bit reset $\Rightarrow$ INTE is reset $\Rightarrow$ Interrupt inhibited

Operational Description by Mode

1. Mode 0 (Basic input/output operation)

Mode 0 makes the MSM82C55A-2 operate as a basic input port or output port. No control signals such as interrupt request, etc. are required in this mode. All 24 bits can be used as two-8-bit ports and two 4-bit ports. Sixteen combinations are then possible for inputs/outputs. The inputs are not latched, but the outputs are.

Type	Control Word								Group A		Group B	
	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	Port A	High Order 4 Bits of Port C	Port B	Low Order 4 Bits of Port C
1	1	0	0	0	0	0	0	0	Output	Output	Output	Output
2	1	0	0	0	0	0	0	1	Output	Output	Output	Input
3	1	0	0	0	0	0	1	0	Output	Output	Input	Output
4	1	0	0	0	0	0	1	1	Output	Output	Input	Input
5	1	0	0	0	1	0	0	0	Output	Input	Output	Output
6	1	0	0	0	1	0	0	1	Output	Input	Output	Input
7	1	0	0	0	1	0	1	0	Output	Input	Input	Ouput
8	1	0	0	0	1	0	1	1	Output	Input	Input	Input
9	1	0	0	1	0	0	0	0	Input	Output	Output	Output
10	1	0	0	1	0	0	0	1	Input	Output	Output	Input
11	1	0	0	1	0	0	1	0	Input	Output	Input	Output
12	1	0	0	1	0	0	1	1	Input	Output	Input	Input
13	1	0	0	1	1	0	0	0	Input	Input	Output	Output
14	1	0	0	1	1	0	0	1	Input	Input	Output	Input
15	1	0	0	1	1	0	1	0	Input	Input	Input	Output
16	1	0	0	1	1	0	1	1	Input	Input	Input	Input

Notes: When used in mode 0 for both groups A and B

2. Mode 1 (Strobe input/output operation)
In mode 1, the strobe, interrupt and other control signals are used when input/output operations are made from a specified port. This mode is available for both groups A and B. In group A at this time, port A is used as the data line and port C as the control signal. Following is a description of the input operation in mode 1.

$\overline{\text{STB}}$ (Strobe input)
When this signal is low level, the data output from terminal to port is fetched into the internal latch of the port. This can be made independent from the CPU, and the data is not output to the data bus until the RD signal arrives from the CPU.

IBF (Input buffer full flag output)
This is the response signal for the $\overline{\text{STB}}$. This signal when turned to high level indicates that data is fetched into the input latch. This signal turns to high level at the falling edge of $\overline{\text{STB}}$ and to low level at the rising edge of $\overline{\text{RD}}$.

INTR (Interrupt request output)
This is the interrupt request signal for the CPU of the data fetched into the input latch. It is indicated by high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the $\overline{\text{STB}}$ (IBF = 1 at this time) and low level at the falling edge of the $\overline{\text{RD}}$ when the INTE is set.
INTE $_A$ of group A is set when the bit for PC_4 is set, while INTE $_B$ of group B is set when the bit for PC_2 is set.
Following is a description of the output operation of mode 1.

$\overline{\text{OBF}}$ (Output buffer full flag output)

This signal when turned to low level indicates that data is written to the specified port upon receipt of the $\overline{\text{WR}}$ signal from the CPU. This signal turns to low level at the rising edge of the $\overline{\text{WR}}$ and high level at the falling edge of the ACK.

### $\overline{\text{ACK}}$ (Acknowledge input)

This signal when turned to low level indicates that the terminal has received data.

INTR (Interrupt request output)

This is the signal used to interrupt the CPU when a terminal receives data from the CPU via the MSM82C55A-5. It indicates the occurrence of the interrupt in high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the $\overline{\text{ACK}}$ (OBF = 1 at this time) and low level at the falling edge of $\overline{\text{WR}}$ when the INTE_B is set. INTE_A of group A is set when the bit for PC_6 is set, while INTE_B of group B is set when the bit for PC_2 is set.

Mode 1 Input

Note: Although belonging to group B, PC_3 operates as the control signal of group A functionally.

Mode 1 Output

Port C Function Allocation in Mode 1

Combination of Input/Output / Port C	Group A: Input Group B: Input	Group A: Input Group B: Output	Group A: Output Group B: Input	Group A: Output Group B: Output
PC_0	$INTR_B$	$INTR_B$	$INTR_B$	$INTR_B$
PC_1	IBF_B	$\overline{OBF}_B$	IBF_B	$\overline{OBF}_B$
PC_2	$\overline{STB}_B$	$\overline{ACK}_B$	$\overline{STB}_B$	$\overline{ACK}_B$
PC_3	$INTR_A$	$INTR_A$	$INTR_A$	$INTR_A$
PC_4	$\overline{STB}_A$	$\overline{STB}_A$	I/O	I/O
PC_5	IBF_A	IBF_A	I/O	I/O
PC_6	I/O	I/O	$\overline{ACK}_A$	$\overline{ACK}_A$
PC_7	I/O	I/O	$\overline{OBF}_A$	$\overline{OBF}_A$

Note: I/O is a bit not used as the control signal, but it is available as a port of mode 0.

Examples of the relation between the control words and pins when used in mode 1 are shown below:

(a) When group A is mode 1 output and group B is mode 1 input.

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Control Word	1	0	1	0	1/0	1	1	×

Selection of I/O of PC_4 and PC_5 when not defined as a control pin.
- 1 = Input
- 0 = Output

As all of PC_0 - PC_3 bits become a control pin in this case, this bit is "Don't Care".

$\overline{WR}$ →

PA_7 - PA_0 →8→

PC_7 → $\overline{OBF}_A$
PC_6 ← $\overline{ACK}_A$
PC_3 → $INTR_A$
PC_4, PC_5 ←2→ I/O
PB_7 - PB_0 ←8→

$\overline{RD}$ →

PC_2 ← $\overline{STB}_B$
PC_1 → IBF_B
PC_0 → $INTR_B$

(Group A: Mode 1 Output
  Group B: Mode 1 Input)

(b) When group A is mode 1 input and group B is mode 1 output.

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	1	1/0	1	0	×

Selection of I/O of PC_6 and PC_7
when not defined as a control pin.
1 = Input
0 = Output

$\overline{RD}$ →

PA$_7$ - PA$_0$ ← 8
PC$_4$ ← $\overline{STB}_A$
PC$_5$ → IBF$_A$
PC$_3$ → INTR$_A$
PC$_6$, PC$_7$ ← 2 → I/O
PB$_7$ - PB$_0$ → 8
PC$_1$ → $\overline{OBF}_B$
PC$_2$ ← $\overline{ACK}_B$
PC$_0$ → INTR$_B$

$\overline{WR}$ →

(Group A: Mode 1 Input
  Group B: Mode 1 Output)

3. Mode 2 (Strobe bidirectional bus I/O operation)
In mode 2, it is possible to transfer data in 2 directions through a single 8-bit port. This operation is akin to a combination between input and output operations. Port C waits for the control signal in this case, too. Mode 2 is available only for group A, however.
Next, a description is made on mode 2.

$\overline{OBF}$ (Output buffer full flag output)
This signal when turned to low level indicates that data has been written to the internal output latch upon receipt of the $\overline{WR}$ signal from the CPU. At this time, port A is still in the high impedance status and the data is not yet output to the outside. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the $\overline{ACK}$.

$\overline{ACK}$ (Acknowledge input)
When a low level signal is input to this pin, the high impedance status of port A is cleared, the buffer is enabled, and the data written to the internal output latch is output to port A. When the input returns to high level, port A is made into the high impedance status.

$\overline{STB}$ (Strobe input)
When this signal turns to low level, the data output to the port from the pin is fetched into the internal input latch. The data is output to the data bus upon receipt of the RD signal from the CPU, but it remains in the high impedance status until then.

IBF (Input buffer full flag output)
This signal when turned to high level indicates that data from the pin has been fetched into the input latch. This signal turns to high level at the falling edge of the $\overline{STB}$ and low level at the rising edge of the $\overline{RD}$.

INTR (Interrupt request output)
This signal is used to interrupt the CPU and its operation in the same as in mode 1. There are two INTE flip-flops internally available for input and output to select either interrupt of input or output operation. The INTE1 is used to control the interrupt request for output operation and it can be reset by the bit set for PC6. INTE2 is used to control the interrupt request for the input operation and it can be set by the bit set for PC4.

Mode 2 I/O Operation

Port C Function Allocation in Mode 2

Port C	Function
PC_0	
PC_1	Confirmed to the Group B Mode
PC_2	
PC_3	$INTR_A$
PC_4	$\overline{STB}A$
PC_5	IBF_A
PC_6	$\overline{ACK}_A$
PC_7	$\overline{OBF}_A$

Following is an example of the relation between the control word and the pin when used in mode 2.
When input in mode 2 for group A and in mode 1 for group B.

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	×	×	×	1	1	×

As all of 8 bits of port C become control pins in this case, D_3 and D_0 bits are treated as "Don't Care".

No I/O specification is required for mode 2, since it is a bidirectional operation.
This bit is therefore treated as "Don't Care".

When group A is set to mode 2, this bit is treated as "Don't Care".

```
              PC₃ ──────→ INTRₐ
       PA₇ - PA₀ ◄──╱──
                    8
              PC₇ ──────→ OBFₐ
              PC₆ ◄────── ACKₐ
              PC₄ ◄────── STBₐ          ⎛ Group A: Mode 2        ⎞
              PC₅ ──────→ IBFₐ          ⎝ Group B: Mode 1 Input  ⎠

       PB₇ - PB₀ ◄──╱──
                    8
RD ──→        PC₂ ◄────── STB_B
              PC₁ ──────→ IBF_B
WR ──→        PC₀ ──────→ INTR_B
```

Pin signal labels: PC3 → INTR_A, PA7 - PA0 (8-bit bidirectional), PC7 → $\overline{OBF}_A$, PC6 ← $\overline{ACK}_A$, PC4 ← $\overline{STB}_A$, PC5 → IBF_A, PB7 - PB0 (8-bit), PC2 ← $\overline{STB}_B$, PC1 → IBF_B, PC0 → INTR_B. $\overline{RD}$, $\overline{WR}$ inputs.

(Group A: Mode 2 / Group B: Mode 1 Input)

4. When Group A is Different in Mode from Group B

Group A and group B can be used by setting them in different modes each other at the same time. When either group is set to mode 1 or mode 2, it is possible to set the one not defined as a control pin in port C to both input and output as port which operates in mode 0 at the 3rd and 0th bits of the control word.

(Mode combinations that define no control bit at port C)

	Group A	Group B	Port C							
			PC_7	PC_6	PC_5	PC_4	PC_3	PC_2	PC_1	PC_0
1	Mode 1 input	Mode 0	I/O	I/O	IBF_A	$\overline{STB}_A$	$INTR_A$	I/O	I/O	I/O
2	Mode 0 Output	Mode 0	$\overline{OBF}_A$	$\overline{ACK}_A$	I/O	I/O	$INTR_A$	I/O	I/O	I/O
3	Mode 0	Mode 1 Input	I/O	I/O	I/O	I/O	I/O	$\overline{STB}_B$	IBF_B	$INTR_B$
4	Mode 0	Mode 1 Output	I/O	I/O	I/O	I/O	I/O	$\overline{ACK}_B$	$\overline{OBF}_B$	$INTR_B$
5	Mode 1 Input	Mode 1 Input	I/O	I/O	IBF_A	$\overline{STB}_A$	$INTR_A$	$\overline{STB}_B$	IBF_B	$INTR_B$
6	Mode 1 Input	Mode 1 Output	I/O	I/O	IBF_A	$\overline{STB}_A$	$INTR_A$	$\overline{ACK}_B$	$\overline{OBF}_B$	$INTR_B$
7	Mode 1 Output	Mode 1 Input	$\overline{OBF}_A$	$\overline{ACK}_A$	I/O	I/O	$INTR_A$	$\overline{STB}_B$	IBF_B	$INTR_B$
8	Mode 1 Output	Mode 1 Output	$\overline{OBF}_A$	$\overline{ACK}_A$	I/O	I/O	$INTR_A$	$\overline{ACK}_B$	$\overline{OBF}_B$	$INTR_B$
9	Mode 2	Mode 0	$\overline{OBF}_A$	$\overline{ACK}_A$	IBF_A	$\overline{STB}_A$	$INTR_A$	I/O	I/O	I/O

Controlled at the 3rd bit (D_3) of the Control Word   Controlled at the 0th bit (D_0) of the Control Word

When the I/O bit is set to input in this case, it is possible to access data by the normal port C read operation.
When set to output, PC_7-PC_4 bits can be accessed by the bit set/reset function only.
Meanwhile, 3 bits from PC_2 to PC_0 can be accessed by normal write operation.
The bit set/reset function can be used for all of PC_3-PC_0 bits. Note that the status of port C varies according to the combination of modes like this.

5. Port C Status Read

When port C is used for the control signal, that is, in either mode 1 or mode 2, each control signal and bus status signal can be read out by reading the content of port C.
The status read out is as follows:

	Group A	Group B	Status Read on the Data Bus							
			D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	Mode 1 Input	Mode 0	I/0	I/0	IBF_A	$INTE_A$	$INTR_A$	I/0	I/0	I/0
2	Mode 1 Output	Mode 0	$\overline{OBF}_A$	$INTE_A$	I/0	I/0	$INTR_A$	I/0	I/0	I/0
3	Mode 0	Mode 1 Input	I/0	I/0	I/0	I/0	I/0	$INTE_B$	IBF_B	$INTR_B$
4	Mode 0	Mode 1 Output	I/0	I/0	I/0	I/0	I/0	$INTE_B$	$\overline{OBF}_B$	$INTR_B$
5	Mode 1 Input	Mode 1 Input	I/0	I/0	IBF_A	$INTE_A$	$INTR_A$	$INTE_B$	IBF_B	$INTR_B$
6	Mode 1 Input	Mode 1 Output	I/0	I/0	IBF_A	$INTE_A$	$INTR_A$	$INTE_B$	$\overline{OBF}_B$	$INTR_B$
7	Mode 1 Output	Mode 1 Input	$\overline{OBF}_A$	$INTE_A$	I/0	I/0	$INTR_A$	$INTE_B$	IBF_B	$INTR_B$
8	Mode 1 Output	Mode 1 Output	$\overline{OBF}_A$	$INTE_A$	I/0	I/0	$INTR_A$	$INTE_B$	$\overline{OBF}_B$	$INTR_B$
9	Mode 2	Mode 0	$\overline{OBF}_A$	$INTE_1$	IBF_A	$INTE_2$	$INTR_A$	I/0	I/0	I/0
10	Mode 2	Mode 1 Input	$\overline{OBF}_A$	$INTE_1$	IBF_A	$INTE_2$	$INTR_A$	$INTE_B$	IBF_B	$INTR_B$
11	Mode 2	Mode 1 Output	$\overline{OBF}_A$	$INTE_1$	IBF_A	$INTE_2$	$INTR_A$	$INTE_B$	$\overline{OBF}_B$	$INTR_B$

6. Reset of MSM82C55A-2
Be sure to keep the RESET signal at power ON in the high level at least for 50 μs. Subsequently, it becomes the input mode at a high level pulse above 500 ns.

Note: Comparison of MSM82C55A-5 and MSM82C55A-2

MSM82C55A-5
After a write command is executed to the command register, the internal latch is cleared in PORTA PORTC. For instance, 00H is output at the beginning of a write command when the output port is assigned. However, if PORTB is not cleared at this time, PORTB is unstable. In other words, PORTB only outputs ineffective data (unstable value according to the device) during the period from after a write command is executed till the first data is written to PORTB.

MSM82C55A-2
After a write command is executed to the command register, the internal latch is cleared in All Ports (PORTA, PORTB, PORTC). 00H is output at the beginning of a write command when the output port is assigned.

NOTICE ON REPLACING LOW-SPEED DEVICES WITH HIGH-SPEED DEVICES

The conventional low speed devices are replaced by high-speed devices as shown below.
When you want to replace your low speed devices with high-speed devices, read the replacement
notice given on the next pages.

High-speed device (New)	Low-speed device (Old)	Remarks
M80C85AH	M80C85A/M80C85A-2	8bit MPU
M80C86A-10	M80C86A/M80C86A-2	16bit MPU
M80C88A-10	M80C88A/M80C88A-2	8bit MPU
M82C84A-2	M82C84A/M82C84A-5	Clock generator
M81C55-5	M81C55	RAM.I/O, timer
M82C37B-5	M82C37A/M82C37A-5	DMA controller
M82C51A-2	M82C51A	USART
M82C53-2	M82C53-5	Timer
M82C55A-2	M82C55A-5	PPI

Differences between MSM82C55A-5 and MSM82C55A-2

1) Manufacturing Process

These devices use a 3 μ Si-Gate CMOS process technology.

The MSM82C55A-2 is about 7% smaller in chip size than the MSM82C55A-5 as the MSM82C55A-2 changed its output characteristics.

2) Function

Item	MSM82C55A-5	MSM82C55A-2
Internal latch during writing into the command register	Only ports A and C are cleared. Port B is not cleared.	All ports are cleared.

The above function has been improved to remove bugs and other logics are not different between the two devices.

3) Electrical Characteristics
3-1) DC Characteristics

Parameter	Symbol	MSM82C55A-5	MSM82C55A-2
''L'' Output Voltage	V_{OL}	0.45 V (I_{OL} = +2.5 mA)	0.40 V (I_{OL} = +2.5 mA)
''H'' Output Voltage	V_{OH}	2.4 V (I_{OH} = -400 μA)	3.7 V (I_{OH} = -2.5 mA)
Average Operating Current	I_{CC}	5 mA maximum (I/O Cycle = 1 μs)	8 mA maximum (I/O Cycle = 375 ns)

As shown above, the DC characteristics of the MSM82C55A-2 satisfies the DC characteristics of the MSM82C55A-5.

3-2) AC Characteristics

Parameter	Symbol	MSM82C55A-5	MSM82C55A-2
Address Hold Time for $\overline{RD}$ Rising	t_{RA}	20 ns minimum	0 ns minimum
$\overline{RD}$ Pulse Width	t_{RR}	300 ns minimum	100 ns minimum
Difined Data Output Delay Time From $\overline{RD}$ Falling	t_{RD}	200 ns maximum	120 ns maximum
Data Floating Delay Time From $\overline{RD}$ Rising	t_{RF}	100 ns maximum	75 ns maximum
RD/WR Recovery Time	t_{RV}	850 ns minimum	200 ns minimum

Parameter	Symbol	MSM82C55A-5	MSM82C55A-2
Address Hold Time for $\overline{\text{WR}}$ Rising	t_{WA}	30 ns minimum	20 ns minimum
$\overline{\text{WR}}$ Pulse Width	t_{WW}	300 ns minimum	150 ns minimum
Data Setup Time for $\overline{\text{WR}}$ Rising	t_{DW}	1000 ns minimum	50 ns minimum
Data Hold Time for $\overline{\text{WR}}$ Rising	t_{WD}	40 ns minimum	30 ns minimum
Defined Data Output Time From $\overline{\text{WR}}$ Rising	t_{WB}	350 ns maximum	200 ns maximum
Port Data Hold Time for $\overline{\text{RD}}$ Rising	t_{HR}	20 ns minimum	10 ns minimum
$\overline{\text{ACK}}$ Pulse Width	t_{AK}	300 ns minimum	100 ns minimum
$\overline{\text{STB}}$ Pulse Width	t_{ST}	300 ns minimum	100 ns minimum
Port Data Hold Time for $\overline{\text{STB}}$ Falling	t_{PH}	180 ns minimum	50 ns minimum
$\overline{\text{ACK}}$ Falling to Defined Data Output	t_{AD}	300 ns maximum	150 ns maximum
$\overline{\text{WR}}$ Falling to $\overline{\text{OBF}}$ Falling Delay Time	t_{WOB}	650 ns maximum	150 ns maximum
$\overline{\text{ACK}}$ Falling to $\overline{\text{OBF}}$ Rising Delay Time	t_{AOB}	350 ns maximum	150 ns maximum
$\overline{\text{STB}}$ Falling to IBF Rising Delay Time	t_{SIB}	300 ns maximum	150 ns maximum
$\overline{\text{RD}}$ Rising to IBF Falling Delay Time	t_{RIB}	300 ns maximum	150 ns maximum
$\overline{\text{RD}}$ Falling to INTR Falling Delay Time	t_{RIT}	400 ns maximum	200 ns maximum
$\overline{\text{STB}}$ Rising to INTR Rising Delay Time	t_{SIT}	300 ns maximum	150 ns maximum
$\overline{\text{ACK}}$ Rising to INTR Rising Delay Time	t_{AIT}	350 ns maximum	150 ns maximum
$\overline{\text{WR}}$ Falling to INTR Falling Delay Time	t_{WIT}	850 ns minimum	250 ns maximum

As shown above, the MSM82C55A-2 satisfies the characteristics of the MSM82C55A-5.

PACKAGE DIMENSIONS

(Unit : mm)

DIP40-P-600-2.54

| Package material	Epoxy resin
Lead frame material	42 alloy
Pin treatment	Solder plating
Solder plate thickness	5 μm or more
Package weight (g)	6.10 TYP.

Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)

QFJ44-P-S650-1.27

Package material	Epoxy resin
Lead frame material	Cu alloy
Pin treatment	Solder plating
Solder plate thickness	5 μm or more
Package weight (g)	2.00 TYP.

Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)

QFP44-P-910-0.80-2K

Package material	Epoxy resin
Lead frame material	42 alloy
Pin treatment	Solder plating
Solder plate thickness	5 μm or more
Package weight (g)	0.41 TYP.

Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).