

SUPERSEDES DATA OF JANUARY 1987

SINGLE-CHIP 8-BIT MICROCONTROLLER

DESCRIPTION

The MAB8051AH-2 family of single-chip 8-bit microcontrollers is manufactured in an advanced 2 μ NMOS process. The family consists of the following members:

- MAB8031AH-2: ROM-less version of the MAB8051AH-2
- MAB8051AH-2: 4 K bytes mask-programmable ROM, 128 bytes RAM

Both types are available in 8, 10 and 12 MHz versions and 15 MHz for the MAB8031AH-2. In the following, the generic term "MAB8051AH-2" is used to refer to both family members.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data storage.

The MAB8051AH-2 contains a non-volatile 4 K x 8 read-only program memory (not ROM-less version); a volatile 128 x 8 read/write data memory; 32 I/O lines; two 16-bit timer/event counters; a five-source, two-priority-level, nested interrupt structure; a serial I/O power for either multi-processor communications, I/O expansion, or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the MAB8051AH-2 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of 255 instructions; 44% one-byte, 41% two-byte and 15% three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1 μ s and 40% in 2 μ s. Multiply and divide instructions require 4 μ s. Multiply, divide, subtract and compare are among the many instructions added to the standard MAB8048H instruction set.

For further detailed information see users manual 'Single-chip 8-bit microcontrollers'.

Features

- 4 K x 8 ROM (MAB8051AH-2 only), 128 x 8 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- Full duplex serial port
- External memory expandable to 128 K
- Boolean processing
- 218 bit-addressable locations
- On-chip oscillator
- Five-source interrupt structure with two priority levels
- 58% of instructions executed in 1 μ s; multiply and divide in 4 μ s (at 12 MHz clock)
- Enhanced architecture with:
 - non-page-oriented instructions
 - direct addressing
 - four 8-bit register banks
 - stack depth up to 128-bytes
 - multiply, divide, subtract and compare
- Available with extended temperature range: -40 to + 85 °C (MAF8031/51AH-2)
- Available with automotive temperature range: -40 to + 100 °C (MAF80A31/51AH-2)

PACKAGE OUTLINES

MAB8031/51AHP; MAF8031/51AHP; MAF80A31/51AHP: 40-lead DIL; plastic (SOT-129).

MAB8031/51AHWP; MAF8031/51AHWP; MAF80A31/51AHWP: 44-lead, plastic leaded-chip-carrier.
'pocket' version (PLCC); SOT187AA.





Fig. 1 Block diagram.

DEVELOPMENT DATA



7287545.2

Fig. 2 Functional diagram.

MAB8031AH-2 MAB8051AH-2




Fig. 3a Pinning diagram for
MAB8031/51AHP-2; MAF8031/51AHP-2;
MAF80A31/51AHP-2.




Fig. 3b Pinning diagram for
MAB8031/51AHWP-2; MAF8031/51AHWP-2;
MAF80A31/51AHWP-2.

(1) V_{PD} option for MAB8051AH only available on request.

PINNING (DIL package)

1-8	P1.0-P1.7	Port 1: 8-bit quasi-bidirectional I/O port. It receives the low-order address byte during program verification. Port 1 can sink/source one TTL (= 4 LS TTL) input. It can drive MOS inputs without external pull-ups.																		
9		RST/V_{PD}: a high level on this pin for two machine cycles while the oscillator is running resets the device. An internal pulldown permits Power-On reset using only a capacitor connected to V _{CC} . As an available option, this pin also supplies standby power to the RAM: V _{PD} should be held within its specified limit while V _{CC} drops below its specified limit. When V _{PD} is LOW the RAM current is drawn from V _{CC} (PD mode for MAB8051AH-2 only).																		
10-17	P3.0-P3.7	Port 3: 8-bit quasi-bidirectional I/O port with internal pull-ups. It also serves the following alternative functions: <table><tr><td><i>Port pin</i></td><td><i>Alternative function</i></td></tr><tr><td>P3.0</td><td>RXD/data: serial port receiver data input (asynchronous) or data input/output (synchronous)</td></tr><tr><td>P3.1</td><td>TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)</td></tr><tr><td>P3.2</td><td>INT0: external interrupt 0 or gate control input for timer/event counter 0</td></tr><tr><td>P3.3</td><td>INT1: external interrupt 1 or gate control input for timer/event counter 1</td></tr><tr><td>P3.4</td><td>T0: external input for timer/event counter 0</td></tr><tr><td>P3.5</td><td>T1: external input for timer/event counter 1</td></tr><tr><td>P3.6</td><td>WR: external data memory write strobe</td></tr><tr><td>P3.7</td><td>RD: external data memory read strobe.</td></tr></table> Operation of an alternative function is determined by the relevant output latch programmed to logic 1. Port 3 can sink/source one TTL input. It can drive MOS inputs without external pull-ups.	<i>Port pin</i>	<i>Alternative function</i>	P3.0	RXD/data: serial port receiver data input (asynchronous) or data input/output (synchronous)	P3.1	TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)	P3.2	INT0: external interrupt 0 or gate control input for timer/event counter 0	P3.3	INT1: external interrupt 1 or gate control input for timer/event counter 1	P3.4	T0: external input for timer/event counter 0	P3.5	T1: external input for timer/event counter 1	P3.6	WR: external data memory write strobe	P3.7	RD: external data memory read strobe.
<i>Port pin</i>	<i>Alternative function</i>																			
P3.0	RXD/data: serial port receiver data input (asynchronous) or data input/output (synchronous)																			
P3.1	TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)																			
P3.2	INT0: external interrupt 0 or gate control input for timer/event counter 0																			
P3.3	INT1: external interrupt 1 or gate control input for timer/event counter 1																			
P3.4	T0: external input for timer/event counter 0																			
P3.5	T1: external input for timer/event counter 1																			
P3.6	WR: external data memory write strobe																			
P3.7	RD: external data memory read strobe.																			
18	XTAL 2	Crystal input 2: output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator signal when an external oscillator is used (see figures 6 and 7).																		
19	XTAL 1	Crystal input 1: input to the inverting amplifier that forms the oscillator. Connected to V _{SS} when an external oscillator is used (see figures 6 and 7).																		
20	V _{SS}	Ground: circuit ground potential.																		
21-28	P2.0-P2.7	Port 2: 8-bit quasi-bidirectional I/O port with internal pull-ups. It emits the high-order address byte when accessing external memory. It also receives the high-order address bits and control signals during program verification. Port 2 can sink/source one TTL input. It can drive MOS inputs without external pull-ups.																		
29	PSEN	Program Store Enable output: read strobe to the external Program Memory. It is activated twice each machine cycle during fetches from external Program Memory. When executing out of external Program Memory two activations of PSEN are skipped during each access to external Data Memory. PSEN is not activated (remains HIGH) during fetches from internal Program Memory.																		
30	ALE	Address Latch Enable output: latches the low byte of the address during accesses to external memory in normal operation. It is activated every six oscillator periods except during an external data memory access.																		

PINNING (continued)

31	$\overline{EA}$	When $\overline{EA}$ is held at a TTL high level the CPU executes out of the internal Program Memory (ROM), provided the Program Counter is less than 4096. When $\overline{EA}$ is held at a TTL low level the CPU executes out of external Program Memory. $\overline{EA}$ does not float.
32-39	P0.7-P0.0	Port 0: 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory (during these accesses it activates internal pull-ups). It also outputs instruction bytes during program verification. (External pull-ups are required during program verification). Port 0 can sink/source two TTL inputs.
40	V _{CC}	Power Supply: + 5 V power supply pin during normal operation.

FUNCTIONAL DESCRIPTION

General

The MAB8051AH-2 is a stand-alone high-performance microcontroller designed for use in real-time applications such as instrumentation, industrial control and intelligent computer peripherals.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data storage.

The MAB8031AH-2 is a control-oriented CPU without on-chip program memory. It can address 64 K bytes of external program memory in addition to 64 K bytes of external data memory. The MAB8051AH-2 is a MAB8031AH-2 with the lower 4 K bytes of program memory filled with on-chip mask programmable ROM. For systems requiring extra capability, the MAB8051AH-2 can be expanded using standard TTL memories and peripherals.

The two pin-compatible versions of this component reduce development problems to a minimum and provide maximum flexibility. The MAB8051AH-2 is for low-cost, high volume production; and the MAB8031AH-2 for applications requiring the flexibility of external program memory which can be easily modified and updated in the field.

The MAB8051AH-2 contains a non-volatile 4 K x 8 read-only program memory; a volatile 128 x 8 read/write data memory; 32 I/O lines; two 16-bit timer/event counters; a five-source, two-priority-level, nested interrupt structure; a serial I/O port for either multi-processor communications, I/O expansion, or full duplex UART; and on-chip oscillator and timing circuits.

Central processing unit

The central processing unit (CPU) manipulates operands in four memory spaces. These are the 64 K-byte external data memory, 256-byte internal data memory and 16-bit program counter spaces. The internal data memory address space is sub-divided into the 128-byte internal data RAM and 128-byte special function register (SFR) address spaces, as shown in Fig. 4a. See also Figures 4b to 4f.

DEVELOPMENT DATA




Fig. 4a Memory map.

Where:

The internal data memory locations are addressable direct/indirect as follows:

location	addressed
RAM 0 to 127	direct and indirect
SFR 128 to 255	direct only

FUNCTIONAL DESCRIPTION (continued)

The internal data RAM contains four register banks (each with eight registers), 128 addressable bits, and the stack. The stack depth is limited by the available internal data RAM and its location is determined by the 8-bit stack pointer. All registers except the program counter and the four 8-register banks reside in the special function register (SFR) address space. These memory mapped registers include arithmetic registers, pointers, I/O ports, interrupt system registers, timers and serial port. There are 128 addressable bit locations in the SFR address space.

The MAB8051AH-2 contains 128 bytes of internal data RAM and 20 special function registers. It provides a non-paged program memory address space to accommodate relocatable code. Conditional branches are performed relative to the program counter. The register-indirect jump permits branching relative to a 16-bit base register with an offset provided by an 8-bit index register. 16-bit jumps and calls permit branching to any location in the contiguous 64 K program memory address space.

The MAB8051AH-2 has five methods for addressing source operands:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register-plus Index-Register-Indirect

The first three methods can be used for addressing destination operands. Most instructions have a "destination source" field that specifies the data type, addressing methods and operands involved. For operations other than moves, the destination operand is also a source operand.

Access addressing is as follows:

- Registers in the four 8-register banks through Register, Direct, or Register-Indirect.
- 128 bytes of internal data RAM through Direct or Register-Indirect.
- Special function registers through Direct.
- External data memory through Register-Indirect.
- Program memory look-up tables through Base-Register-plus Index-Register-Indirect.

The MAB8051AH-2 is classified as an 8-bit device since the internal ROM, RAM, Special Function Registers (SFR), Arithmetic Logic Unit (ALU), and external data bus are each 8-bits wide. It performs operations on bit, nibble, byte and double-byte data types.

Facilities are available for byte transfer, logic, and integer arithmetic operations. Data transfer, logic, and conditional branch operations can be performed directly on Boolean variables to provide excellent bit handling.

DEVELOPMENT DATA




Fig. 4b Internal data memory address space.




Fig. 4c Mapping of special function registers.

DEVELOPMENT DATA




Fig. 4d Special function register bit addresses.

RAM BYTE	(MSB)								(LSB)
7FH									127
2FH	7F	7E	7D	7C	7B	7A	79	78	47
2EH	77	76	75	74	73	72	71	70	46
2DH	6F	6E	6D	6C	6B	6A	69	68	45
2CH	67	66	65	64	63	62	61	60	44
2BH	5F	5E	5D	5C	5B	5A	59	58	43
2AH	57	56	55	54	53	52	51	50	42
29H	4F	4E	4D	4C	4B	4A	49	48	41
28H	47	46	45	44	43	42	41	40	40
27H	3F	3E	3D	3C	3B	3A	39	38	39
26H	37	36	35	34	33	32	31	30	38
25H	2F	2E	2D	2C	2B	2A	29	28	37
24H	27	26	25	24	23	22	21	20	36
23H	1F	1E	1D	1C	1B	1A	19	18	35
22H	17	16	15	14	13	12	11	10	34
21H	0F	0E	0D	0C	0B	0A	09	08	33
20H	07	06	05	04	03	02	01	00	32
1FH	Bank 3								31
18H									24
17H	Bank 2								23
10H									16
0FH	Bank 1								15
08H									8
07H	Bank 0								7
00H									0

Fig. 4e RAM bit addresses.

Direct Byte Address	Bit Addresses								Hardware Register Symbol
	(MSB)							(LSB)	
240	F7	F6	F5	F4	F3	F2	F1	F0	B
224	E7	E6	E5	E4	E3	E2	E1	E0	ACC
208	CY	AC	FO	RS1	RS0	OV		P	PSW
	D7	D6	D5	D4	D3	D2	D1	D0	
184				PS	PT1	PX1	PT0	PX0	IP
	—	—	—	BC	BB	BA	B9	B8	
176	B7	B6	B5	B4	B3	B2	B1	B0	P3
168	EA			ES	ET1	EX1	ET0	EX0	IE
	AF	—	—	AC	AB	AA	A9	A8	
160	A7	A6	A5	A4	A3	A2	A1	A0	P2
152	SM0	SM1	SM2	REN	TB8	RB8	T1	RI	SCON
	9F	9E	9D	9C	9B	9A	99	98	
144	97	96	95	94	93	92	91	90	P1
136	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	TCON
	8F	8E	8D	8C	8B	8A	89	88	
128	87	86	85	84	83	82	81	80	P0

Fig. 4f Addressing operands in internal data memory.

FUNCTIONAL DESCRIPTION (continued)

I/O facilities

The MAB8051AH-2 has 32 I/O lines treated as 32 individual addressable bits and as four parallel 8-bit addressable ports. Ports 0, 1, 2 and 3 perform the following alternate functions:

- Port 0; provides the multiplexed low-order address and data bus used for expanding the MAB8051AH-2 with standard memories and peripherals
- Port 2; provides the high-order address bus when expanding the MAB8051AH-2 with external program memory or more than 256 bytes of external data memory
- Port 3; pins can be configured individually to provide:-
 - external interrupt requests inputs
 - counter inputs
 - serial port receiver input and transmitter output
 - control signals to READ and WRITE to external data memory

The generation or use of a Port 3 pin as an alternate function is carried out automatically by the MAB8051AH-2 provided the pin is configured as an output.

Timer/event counters

The MAB8051AH-2 contains two 16-bit registers, Timer 0 and Timer 1, that can be used as timers or event counters to carry out the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupt requests

Each timer/event counter can be programmed independently to operate in three modes:

- Mode 0; 8-bit timer or 8-bit counter each with divide by 32 prescaler
- Mode 1; 16-bit time-interval or event counter
- Mode 2; 8-bit time-interval or event counter with automatic reload upon overflow

Counter 0 can be programmed to operate in an additional mode as follows:

- Mode 3; one 8-bit time-interval or event counter and one 8-bit time-interval counter

When counter 0 is in Mode 3, counter 1 can be programmed to operate in Modes 0, 1 or 2 but cannot set an interrupt request flag or generate an interrupt. However the overflow from counter 1 can be used to pulse the serial Port transmission-rate generator.

The frequency handling range of these counters with a 3,5 to 12 MHz crystal is as follows:

- 0,3 to 1 MHz when programmed for an input that is a division by 12 of the oscillator frequency
- 0 Hz to an upper limit of 150 kHz to 0,5 MHz when programmed for external inputs

Both internal and external inputs can be gated to the counter by a second external source for directly measuring pulse durations.

The counters are started and stopped under software control. Each one sets its interrupt request flag when it overflows from all 1's to all 0's (or automatic reload value).

On-chip peripheral functions

In addition to the CPU and memories, an interrupt system, extensive I/O facilities, and several peripheral functions are integrated on-chip to relieve the CPU of repetitious, complicated or time-critical tasks and to permit stringent real-time control of external system interfaces. The I/O facilities include the I/O pins, parallel ports, bidirectional address/data bus and the serial port for I/O expansion. The CPU peripheral functions integrated on-chip are the two 16-bit timer/event counters and the serial port.

Interrupt system (see Fig. 5)

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution a multiple-source, two-priority-level, nested interrupt system is provided. Interrupt response latency is from 3 μ s to 7 μ s when using a 12 MHz crystal.

The MAB8051AH-2 acknowledge interrupt requests from five sources as follows:

- $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$; externally via pins 12 and 13 respectively
- Timer 0 and Timer 1; from the two internal counters
- Serial Port; from the internal serial I/O port

Each interrupt vectors to a separate location in program memory for its service program. Each source can be individually enabled or disabled and can be programmed to a high or low priority level. Also all enabled sources can be globally disabled or enabled. Both external interrupts can be programmed to be level-activated or transition-activated and is active LOW to allow "wire-ORing" of several interrupt sources to the input pin.




Fig. 5 Interrupt system.

OSCILLATOR CIRCUITRY

The oscillator circuitry of the MAB8051AH-2 is a single-stage inverting amplifier in a Pierce oscillator configuration. The circuitry has a combination of depletion and enhancement mode MOS FETs to produce the inverting characteristics, and not passive components. Either a crystal or ceramic resonator can be used as the feedback element to complete the oscillator circuitry. XTAL1, pin 19, is the high gain amplifier input, and XTAL2, pin 18, is the output (see Fig. 6).

To drive the MAB8051AH-2 externally, XTAL1 should be connected to ground and XTAL2 driven from an external source (see Fig. 7).




Fig. 6 Oscillator circuit.




Fig. 7 Driving from an external source.

RESET CIRCUITRY

The reset circuitry for the MAB8051AH-2 is connected to the reset pin, RST, as shown in Fig. 8. A Schmitt trigger is used th the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.




Fig. 8 Reset configuration at RST.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by executing an internal reset. It also configures the ALE and $\overline{\text{PSEN}}$ pins as inputs. (They are quasi-bidirectional.) The internal reset is executed during the second cycle in which RST is high and is repeated every cycle until RST goes LOW. It leaves the internal registers as follows:

REGISTER	CONTENT
PC	0000H
ACC	00H
B	00H
PSW	00H
SP	07H
DPTR	0000H
P0 -- P3	FFH
IP	XXX00000B
IE	XXX00000B
TMOD	00H
TCON	00H
TH0	00H
TL0	00H
TH1	00H
TL1	00H
SCON	00H
SBUF	Indeterminate
PCON	0XXXXXXXB

Where

H = Hexadecimal
B = Binary

The internal RAM is not affected by reset. When VCC is turned on, the RAM content is indeterminate.

Power-on reset

An automatic reset when V_{CC} is turned on can be obtained by connecting the RST pin to V_{CC} through a $10\ \mu\text{F}$ capacitor, as long as the V_{CC} rise-time does not exceed 10 milliseconds. This power-on reset circuit is shown in Fig. 9. When the power is switched on, the current drawn by RST is the difference between V_{CC} and the capacitor voltage, and decreases from V_{CC} as the capacitor charges. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.




Fig. 9 Power-on reset.

INSTRUCTION SET

The MAB8051AH-2 uses a powerful instruction set to allow expansion of on-chip CPU peripherals and to optimize byte efficiency and execution speed. Reassigned opcodes add new high-power operations and permit new addressing modes to make old operations more orthogonal. The instruction set consists of 49 single-byte, 45 two-byte and 17 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1 μ s and 45 instructions execute in 2 μ s. Multiply and divide instructions execute in 4 μ s.

Table 1 Instruction set description

mnemonic		description	bytes/ cycles	opcode (hex.)
Arithmetic operation				
ADD	A,Rr	Add register to A	1 1	2*
ADD	A,direct	Add direct byte to A	2 1	25
ADD	A,@Ri	Add indirect RAM to A	1 1	26, 27
ADD	A,#data	Add immediate data to A	2 1	24
ADDC	A,Rr	Add register to A with carry flag	1 1	3*
ADDC	A,direct	Add direct byte to A with carry flag	2 1	35
ADDC	A,@Ri	Add indirect RAM to A with carry flag	1 1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2 1	34
SUBB	A,Rr	Subtract register from A with borrow	1 1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2 1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1 1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2 1	94
INC	A	Increment A	1 1	04
INC	Rr	Increment register	1 1	0*
INC	direct	Increment direct byte	2 1	05
INC	@Ri	Increment indirect RAM	1 1	06, 07
DEC	A	Decrement A	1 1	14
DEC	Rr	Decrement register	1 1	1*
DEC	direct	Decrement direct byte	2 1	15
DEC	@Ri	Decrement indirect RAM	1 1	16, 17
INC	DPTR	Increment data pointer	1 2	A3
MUL	AB	Multiply A & B	1 4	A4
DIV	AB	Divide A by B	1 4	84
DA	A	Decimal adjust A	1 1	D4

mnemonic		description	bytes/ cycles	opcode (hex.)
Logic operations				
ANL	A,Rr	AND register to A	1 1	5*
ANL	A,direct	AND direct byte to A	2 1	55
ANL	A,@Ri	AND indirect RAM to A	1 1	56, 57
ANL	A,#data	AND immediate data to A	2 1	54
ANL	direct,A	AND A to direct byte	2 1	52
ANL	direct,#data	AND immediate data to direct byte	3 2	53
ORL	A,Rr	OR register to A	1 1	4*
ORL	A,direct	OR direct byte to A	2 1	45
ORL	A,@Ri	OR indirect RAM to A	1 1	46, 47
ORL	A,#data	OR immediate data to A	2 1	44
ORL	direct,A	OR A to direct byte	2 1	42
ORL	direct,#data	OR immediate data to direct byte	3 2	43
XRL	A,Rr	Exclusive-OR register to A	1 1	6*
XRL	A,direct	Exclusive-OR direct byte to A	2 1	65
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1 1	66, 67
XRL	A,#data	Exclusive-OR immediate data to A	2 1	64
XRL	direct, A	Exclusive-OR to direct byte	2 1	62
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3 2	63
CLR	A	Clear A	1 1	E4
CPL	A	Complement A	1 1	F4
RL	A	Rotate A left	1 1	23
RLC	A	Rotate A left through the carry flag	1 1	33
RR	A	Rotate A right	1 1	03
RRC	A	Rotate A right through the carry flag	1 1	13
SWAP	A	Swap nibbles within A	1 1	C4

INSTRUCTION SET (continued)

mnemonic	description	bytes/ cycles	opcode (hex.)
Data transfer			
MOV* A,Rr	Move register to A	1 1	E*
MOV A,direct	Move direct byte to A	2 1	E5
MOV A,@Ri	Move indirect RAM to A	1 1	E6, E7
MOV A,#data	Move immediate data to A	2 1	74
MOV Rr,A	Move A to register	1 1	F*
MOV Rr,direct	Move direct byte to register	2 2	A*
MOV Rr,#data	Move immediate data to register	2 1	7*
MOV direct,A	Move A to direct byte	2 1	F5
MOV direct,Rr	Move register to direct byte	2 2	8*
MOV direct,direct	Move direct byte to direct	3 2	85
MOV direct,@Ri	Move indirect RAM to direct byte	2 2	86, 87
MOV direct,#data	Move immediate data to direct byte	3 2	75
MOV @Ri,A	Move A to indirect RAM	1 1	F6, F7
MOV @Ri,direct	Move direct byte to indirect RAM	2 2	A6, A7
MOV @Ri,#data	Move immediate data to indirect RAM	2 1	76, 77
MOV DPTR,#data16	Load data pointer with a 16-bit constant	3 2	90
MOVC A,@A+DPTR	Move code byte relative to DPTR to A	1 2	93
MOVC A,@A+PC	Move code byte relative to PC to A	1 2	83
MOVX A,@Ri	Move external RAM (8-bit address) to A	1 2	E2, E3
MOVX A,DPTR	Move external RAM (16-bit address) to A	1 2	E0
MOVX @Ri,A	Move A to external RAM (8-bit address)	1 2	F2, F3
MOVX DPTR,A	Move A to external RAM (16-bit address)	1 2	F0
PUSH direct	Push direct byte onto stack	2 2	C0
POP direct	Pop direct byte from stack	2 2	D0
XCH A,Rr	Exchange register with A	1 1	C*
XCH A,direct	Exchange direct byte with A	2 1	C5
XCH A,@Ri	Exchange indirect RAM with A	1 1	C6, C7
XCHD A,@Ri	Exchange LOW-order digit indirect RAM with A	1 1	D6, D7

* MOV A,ACC not valid instruction.

mnemonic		description	bytes/ cycles	opcode (hex.)
Boolean variable manipulation				
CLR	C	Clear carry flag	1 1	C3
CLR	bit	Clear direct bit	2 1	C2
SETB	C	Set carry flag	1 1	D3
SETB	bit	Set direct bit	2 1	D2
CPL	C	Complement carry flag	1 1	B3
CPL	bit	Complement direct bit	2 1	B2
ANL	C,bit	AND direct bit to carry flag	2 2	82
ANL	C,/bit	AND complement of direct bit to carry flag	2 2	B0
ORL	C,bit	OR direct bit to carry flag	2 2	72
ORL	C,/bit	OR complement of direct bit to carry flag	2 2	A0
MOV	C,bit	Move direct bit to carry flag	2 1	A2
MOV	bit,C	Move carry flag to direct bit	2 2	92
Program and machine control				
ACALL	addr11	Absolute subroutine call	2 2	•1addr
LCALL	addr16	Long subroutine call	3 2	12
RET		Return from subroutine	1 2	22
RETI		Return from interrupt	1 2	32
AJMP	addr11	Absolute jump	2 2	▲1addr
LJMP	addr16	Long jump	3 2	02
SJMP	rel	Short jump (relative address)	2 2	80
JMP	@A+DPTR	Jump indirect relative to the DPTR	1 2	73
JZ	rel	Jump if A is zero	2 2	60
JNZ	rel	Jump if A is not zero	2 2	70
JC	rel	Jump if carry flag is set	2 2	40
JNC	rel	Jump if no carry flag	2 2	50
JB	bit,rel	Jump if direct bit is set	3 2	20
JNB	bit,rel	Jump if direct bit is not set	3 2	30
JBC	bit,rel	Jump if direct bit is set and clear bit	3 2	10
CJNE	A,direct,rel	Compare direct to A and jump if not equal	3 2	B5
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3 2	B4
CJNE	Rr,#data,rel	Compare immed. to reg. and jump if not equal	3 2	B*
CJNE	@Ri,#data,rel	Compare immed. to ind. and jump if not equal	3 2	B6, B7
DJNZ	Rr,rel	Decrement register and jump if not zero	2 2	D*
DJNZ	direct,rel	Decrement direct and jump if not zero	3 2	D5
NOP		No operation	1 1	00

Notes to Table 1

Data addressing modes

Rr	Working register R0-R7.
direct	128 internal RAM locations and any special function register (SFR).
@Ri	Indirect internal RAM location addressed by register R0 or R1.
#data	8-bit constant included in instruction.
#data16	16-bit constant included as bytes 2 and 3 of instruction.
bit	Direct addressed bit in internal RAM or SFR.
addr16	16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64 K-byte program memory address space.
addr11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2 K-byte page of program memory as the first byte of the following instruction.
rel	Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.

Hexadecimal opcode cross-reference to Table 2

- * : 8, 9, A, B, C, D, E, F.
- : 11, 31, 51, 71, 91, B1, D1, F1.
- ▲ : 01, 21, 41, 61, 81, A1, C1, E1.

DEVELOPMENT DATA

Table 2 Instruction map

first hexadecimal character of opcode

second hexadecimal character of opcode

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP AJMP page 0	LJMP addr16	RR A	INC A	INC dir	INC@Ri 0	1	INC Rr 0 1 2							
1	JBC bit, addr8	LCALL page 0	RRC A	DEC A	DEC dir	DEC@Ri 0	1	DEC Rr 0 1 2							
2	JB bit, addr8	RET	RL A	ADD A, #data	ADD A, dir	ADD A, @Ri 0	1	ADD A, Rr 0 1 2							
3	JNB bit, addr8	ACALL page 1	RLC A	ADDC A, #data	ADDC A, dir	ADDC A, @Ri 0	1	ADDC A, Rr 0 1 2							
4	JC addr8	AJMP page 2	ORL dir, #data	ORL A, #data	ORL A, dir	ORL A, @Ri 0	1	ORL A, Rr 0 1 2							
5	JNC addr8	ANL dir, A	ANL dir, #data	ANL A, #data	ANL A, dir	ANL A, @Ri 0	1	ANL A, Rr 0 1 2							
6	JZ addr8	XRL dir, A	XRL dir, #data	XRL A, #data	XRL A, dir	XRL A, @Ri 0	1	XRL A, Rr 0 1 2							
7	JNZ addr8	ORL C, bit	JMP @A+DPTR	MOV A, #data	MOV dir, #data	MOV @Ri, #data 0	1	MOV Rr, #data 0 1 2							
8	SJMP addr8	ANL C, bit	MOV A, @A+PC	DIV AB	MOV dir, dir	MOV dir, @Ri 0	1	MOV dir, Rr 0 1 2							
9	MOV DPTR, #data 16	MOV bit, C	MOV A, @A+DPTR	SUBB A, #data	SUBB A, dir	SUBB A, @Ri 0	1	SUBB A, Rr 0 1 2							
A	ORL C, bit	MOV C, bit	INC DPTR	MUL AB		MOV @Ri, dir 0	1	MOV Rr, dir 0 1 2							
B	ANL C, bit	CPL bit	CPL C	CJNE #data, addr8	CJNE A, dir, addr8	CJNE @Ri, #data, addr8 0	1	CJNE Rr, #data, addr8 0 1 2							
C	PUSH dir	CLR bit	CLR C	SWAP A	XCH A, dir	XCH A, @Ri 0	1	XCH A, Rr 0 1 2							
D	POP dir	SETB bit	SETB C	DA A	DJNZ dir, addr8	XCHD A, @Ri 0	1	DJNZ Rr, addr8 0 1 2							
E	MOVX A, @DPTR	MOVX A, @Ri	MOVX A, @Ri 0 1	CLR A	MOV A, dir	MOV A, @Ri 0	1	MOV A, Rr 0 1 2							
F	MOVX @DPTR, A	MOVX @Ri, A	MOVX @Ri, A 0 1	CPL A	MOV dir, A	MOV @Ri, A 0	1	MOV Rr, A 0 1 2							

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134).

parameter	symbol	min.	max.	unit
Input voltage on any pin with respect to ground (V_{SS})	V_I	-0.5	+7.0	V
Input, output current on any single pin	I_I, I_O	-	± 10	mA
Total power dissipation	P_{tot}	-	1.0	W
Storage temperature range	P_{stg}	-65	+150	$^{\circ}\text{C}$
Operating ambient temperature range				
MAB8051AH-2	T_{amb}	0	+70	$^{\circ}\text{C}$
MAF8051AH-2	T_{amb}	-40	+85	$^{\circ}\text{C}$
MAF80A51AH-2	T_{amb}	-40	+110	$^{\circ}\text{C}$

DC CHARACTERISTICS

 $V_{DD} = 5\text{ V}$ ($\pm 10\%$); $V_{SS} = 0\text{ V}$; $T_{amb} = 0\text{ to } +70\text{ }^{\circ}\text{C}$ (MAB8051AH-2)All voltages measured with respect to V_{SS} unless otherwise stated.

DEVELOPMENT DATA

parameter	conditions	symbol	min.	max.	unit
Supply current operating	all outputs disconnected $\overline{EA} = V_{DD}$	I_{CC}	—	125	mA
Power-down (optional)	available for MAB8051AH-2 only	I_{PD}	—	20	μA
Inputs					
LOW level input voltage		V_{IL}	-0.5	0.8	V
HIGH level input voltage (except RST, XTAL2)		V_{IH}	2.0	$V_{CC} + 0.5$	V
HIGH level input voltage (RST and XTAL2)	$XTAL1 = V_{SS}$	V_{IH1}	2.5	$V_{CC} + 0.5$	V
Input current logic 0 (Ports 1, 2 and 3)	$V_{IL} = 0.45\text{ V}$	$-I_{IL}$	—	-500	μA
Input current logic 1 (RST)	$V_I = V_{CC} - 1.5\text{ V}$	I_{IH1}	—	500	μA
Input leakage current (Port 0, $\overline{EA}$,)	$V_{SS} < V_I < V_{CC}$	$\pm I_{LI1}$	—	10	μA
Input current logic 0 (XTAL2)	$V_{IL} = 0.45\text{ V}$, $XTAL1 = V_{SS}$	I_{IL2}	—	-3.2	mA
I/O pin capacitance	frequency = 1 MHz; $T_{amb} = 25\text{ }^{\circ}\text{C}$	$C_{I/O}$	—	10	pF
Outputs					
LOW level output voltage (Ports 1, 2, and 3)	(note 1) $I_{OL} = 1.6\text{ mA}$	V_{OL}	—	0.45	V
LOW level output voltage (Port 0, ALE, $\overline{PSEN}$)	(note 1) $I_{OL} = 3.2\text{ mA}$	V_{OL1}	—	0.45	V
HIGH level output voltage (Ports 1, 2, and 3)	$V_{DD} = 5\text{ V} \pm 10\%$ $-I_{OH} = 80\text{ }\mu\text{A}$	V_{OH}	2.4	—	V
HIGH level output voltage (Port 0 in external bus mode, ALE, $\overline{PSEN}$)	$-I_{OH} = 400\text{ }\mu\text{A}$	V_{OH1}	—	—	V

DC CHARACTERISTICS

$V_{CC} = 5.0 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ V}$; $T_{amb} = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$ (MAF8051AH-2); $T_{amb} = -40$ to $+110 \text{ }^{\circ}\text{C}$ (MAF80A51AH-2). All voltages measured with respect to V_{SS} unless otherwise specified.

parameter	conditions	symbol	min.	max.	unit
Supply current	all outputs disconnected $\overline{EA} = V_{CC}$	I_{CC}	—	135	mA
Inputs					
LOW level input voltage		V_{IL}	-0.5	0.8	V
HIGH level input voltage (except RST, XTAL2)		V_{IH}	2.1	$V_{CC} + 0.5$	V
HIGH level input voltage (RST and XTAL2)	$XTAL2 = V_{SS}$	V_{IH1}	2.6	$V_{DD} + 0.5$	V
Input current logic 0 (Ports 1, 2 and 3)	$V_{IL} = 0.45 \text{ V}$	I_{IL}	—	500	μA
Input current logic 0 (XTAL2)	$V_{IL} = 0.45 \text{ V}$, $XTAL1 = V_{SS}$	I_{IL1}	—	-4.0	mA
Input leakage current (Port 0, $\overline{EA}$)	$V_{SS} < V_I < V_{CC}$	$\pm I_{LI}$	—	10	μA
Input current logic 1 (RST)	$V_I = V_{CC} - 1.5 \text{ V}$	I_{IH1}	—	500	μA
I/O pin capacitance	frequency = 1 MHz, $T_{amb} = 25 \text{ }^{\circ}\text{C}$	$C_{I/O}$	—	10	pF
Outputs					
LOW level output voltage (Ports 1, 2, and 3)	(note 1) $I_{OL} = 1.6 \text{ mA}$	V_{OL}	—	0.45	V
LOW level output voltage (Port 0, ALE, $\overline{PSEN}$)	(note 1) $I_{OL} = 3.2 \text{ mA}$	V_{OL1}	—	0.45	V
HIGH level output voltage (Ports 1, 2, and 3)	$I_{OH} = -80 \text{ } \mu\text{A}$	V_{OH}	2.4	—	V
HIGH level output voltage (Port 0 in external bus mode, ALE, $\overline{PSEN}$)	$-I_{OH} = 400 \text{ } \mu\text{A}$	V_{OH1}	2.4	—	V

Note to the DC characteristics

- The value of V_{OL} will be degraded when the MAB8051AH-2 rapidly discharges external capacitance. This AC noise is most pronounced during the set up of address data. Therefore, when implementing external memory locate the latch or buffer as close to processor as possible.

datum	active ports	time slot interval	degraded I/O lines	V_{OL} (max.)
address	P0, P2	TS3, TS9	P1, P3	0.8 V
write data	P0	TS6	P1, P3, ALE	0.8 V

AC CHARACTERISTICS

$V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$; $t_{CKmin} = 1/f_{max}$ (maximum operating frequency)

$T_{amb} = 0\text{ to }+70\text{ }^{\circ}\text{C}$, $t_{CKmin} = 83\text{ ns}$ (MAB8051AH-2)

$T_{amb} = 0\text{ to }+70\text{ }^{\circ}\text{C}$, $t_{CKmin} = 66\text{ ns}$ (MAF8051AH-2)

$T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$, $t_{CKmin} = 83\text{ ns}$ (MAF8051AH-2)

$T_{amb} = -40\text{ to }+110\text{ }^{\circ}\text{C}$, $t_{CKmin} = 83\text{ ns}$ (MAF80A51AH-2)

$C_L = 100\text{ pF}$ for Port 0, ALE and $\overline{\text{PSEN}}$; $C_L = 80\text{ pF}$ for all other outputs unless otherwise specified.
(See waveforms Figs 12, 13 and 14).

DEVELOPMENT DATA

parameter	symbol	10 MHz		12 MHz		variable clock		unit
		min.	max.	min.	max.	min.	max.	
Program memory								
ALE pulse duration	t_{LL}	160	—	127	—	$2t_{CK}-40$	—	ns
Address set-up time to ALE	t_{AL}	45	—	28	—	$t_{CK}-55$	—	ns
Address hold time after ALE	t_{LA}	65	—	48	—	$t_{CK}-35$	—	ns
Time from ALE to valid instruction input	t_{LIV}	—	300	—	233	—	$4t_{CK}-100$	ns
Time from ALE to control pulse $\overline{\text{PSEN}}$	t_{LC}	75	—	58	—	$t_{CK}-25$	—	ns
Control pulse duration $\overline{\text{PSEN}}$	t_{CC}	265	—	215	—	$3t_{CK}-35$	—	ns
Time from $\overline{\text{PSEN}}$ to valid instruction input	t_{CIV}	—	175	—	125	—	$3t_{CK}-125$	ns
Input instruction hold time after $\overline{\text{PSEN}}$	t_{CI}	0	—	0	—	0	—	ns
Input instruction float delay after $\overline{\text{PSEN}}$	t_{CIF}	—	80	—	63	—	$t_{CK}-20$	ns
Address valid after $\overline{\text{PSEN}}$	t_{AC}	92	—	75	—	$t_{CK}-8$	—	ns
Address to valid instruction input	t_{AIV}	—	385	—	302	—	$5t_{CK}-115$	ns
Address float delay after $\overline{\text{PSEN}}$	t_{AFC}	12	—	12	—	12	—	ns

AC CHARACTERISTICS (continued)


parameter	symbol	10 MHz		12 MHz		variable clock		unit
		min.	max.	min.	max.	min.	max.	
External data memory								
$\overline{\text{RD}}$ pulse duration	t_{RR}	500	—	400	—	$6t_{\text{CK}}-100$	—	ns
$\overline{\text{WR}}$ pulse duration	t_{WW}	500	—	400	—	$6t_{\text{CK}}-100$	—	ns
Address hold time after ALE	t_{LA}	65	—	48	—	$t_{\text{CK}}-35$	—	ns
$\overline{\text{RD}}$ to valid data input	t_{RD}	—	355	—	250	—	$5t_{\text{CK}}-165$	ns
Data hold time after $\overline{\text{RD}}$	t_{DR}	0	—	0	—	0	—	ns
Data float delay after $\overline{\text{RD}}$	t_{DFR}	—	130	—	97	—	$2t_{\text{CK}}-70$	ns
Time from ALE to valid data input	t_{LD}	—	650	—	517	—	$8t_{\text{CK}}-150$	ns
Address to valid data input	t_{AD}	—	735	—	585	—	$9t_{\text{CK}}-165$	ns
Time from ALE to $\overline{\text{RD}}$ or $\overline{\text{WR}}$	t_{LW}	250	350	200	300	$3t_{\text{CK}}-50$	$3t_{\text{CK}}+50$	ns
Time from address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$	t_{AW}	270	—	203	—	$4t_{\text{CK}}-130$	—	ns
Time from $\overline{\text{RD}}$ or $\overline{\text{WR}}$ HIGH to ALE HIGH	t_{WHLH}	60	140	43	123	$t_{\text{CK}}-40$	$t_{\text{CK}}+40$	ns
Data valid to $\overline{\text{WR}}$ transition	t_{DWX}	40	—	23	—	$t_{\text{CK}}-60$	—	ns
Data set-up time before $\overline{\text{WR}}$	t_{DW}	550	—	433	—	$7t_{\text{CK}}-150$	—	ns
Data hold time after $\overline{\text{WR}}$	t_{WD}	50	—	33	—	$t_{\text{CK}}-50$	—	ns
Address float delay after $\overline{\text{RD}}$	t_{AFR}	—	12	—	12	—	12	ns

Notes to AC characteristics:

1. The maximum operating frequency is limited to:

device	maximum clock frequency	
	12	15
MAB8031AH-2	yes	yes
MAB8051AH-2	yes	no
MAF8031AH-2	yes	no
MAF8051AH-2	yes	no
MAF80A31AH-2	yes	no
MAF80A51AH-2	yes	no

2. The minimum operating frequency is limited to 3.5 MHz for all versions.
3. Interfacing the MAB8051AH-2 to devices with float times up to 75 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.



A.C. testing inputs are driven at 2.4 V for a logic 1 and 0.45 V for a logic 0. Timing measurements are taken at 2.0 V for a logic 1 and 0.8 V for logic 0. The float state is defined as the point at which a Port 0 pin sinks 3.2 mA or sources 400 μ A at the voltage test levels.

Fig. 10 AC testing input, output waveform (a) and float waveform (b).




Fig. 11 External clock drive XTAL 2 (see Table 3).

Table 3 External clock drive XTAL 2 (see Fig. 11)

parameter	symbol	variable clock (f = 3.5 to 15 MHz)		unit
		min.	max.	
oscillator clock period	t_{CK}	66.6	286	ns
HIGH time	t_{HIGH}	20	$t_{CK} - t_{LOW}$	ns
LOW time	t_{LOW}	20	$t_{CK} - t_{HIGH}$	ns
rise time	t_r	—	20	ns
fall time	t_f	—	20	ns




Fig. 12 Read from program memory.




Fig. 13 Read from data memory.




Fig. 14 Write to data memory.




Fig. 15 Instruction cycle timing.