



# FAST CMOS OCTAL TRANSCEIVER/ REGISTER (3-STATE)

IDT74FCT652AT/CT

## FEATURES:

- A and C grades
- Low input and output leakage  $\leq 1\mu\text{A}$  (max.)
- CMOS power levels
- True TTL input and output compatibility:
  - $V_{OH} = 3.3\text{V}$  (typ.)
  - $V_{OL} = 0.3\text{V}$  (typ.)
- High Drive outputs (-15mA  $I_{OH}$ , 64mA  $I_{OL}$ )
- Meets or exceeds JEDEC standard 18 specifications
- Power off disable outputs permit "live insertion"
- Available in SOIC, SSOP, and QSOP packages


## DESCRIPTION:

The FCT652T consists of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The FCT652T utilizes  $\overline{\text{GAB}}$  and  $\overline{\text{GBA}}$  signals to control the transceiver functions.

SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**INDUSTRIAL TEMPERATURE RANGE**

**JUNE 2002**

## PIN CONFIGURATION



SOIC/ SSOP/ QSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol               | Description                          | Max             | Unit |
|----------------------|--------------------------------------|-----------------|------|
| VTERM <sup>(2)</sup> | Terminal Voltage with Respect to GND | -0.5 to +7      | V    |
| VTERM <sup>(3)</sup> | Terminal Voltage with Respect to GND | -0.5 to VCC+0.5 | V    |
| TSTG                 | Storage Temperature                  | -65 to +150     | °C   |
| IOUT                 | DC Output Current                    | -60 to +120     | mA   |

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- Inputs and Vcc terminals only.
- Output and I/O terminals only.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter <sup>(1)</sup> | Conditions | Typ. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN    | Input Capacitance        | VIN = 0V   | 6    | 10   | pF   |
| COU    | Output Capacitance       | VOUT = 0V  | 8    | 12   | pF   |

### NOTE:

- This parameter is measured at characterization but not tested.

## PIN DESCRIPTION

| Pin Names                    | Description                                       |
|------------------------------|---|
| A1 - A8                      | Data Register A Inputs<br>Data Register B Outputs |
| B1 - B8                      | Data Register B Inputs<br>Data Register A Outputs |
| CPAB, CPBA                   | Clock Pulse Inputs                                |
| SAB, SBA                     | Output Data Source Select Inputs                  |
| GAB, $\overline{\text{GBA}}$ | Output Enable Inputs                              |

## FUNCTION TABLE<sup>(1)</sup>

| Inputs |                         |        |        |     |     | Data I/O                   |                            | Operation or Function                             |
|--------|-------------------------|--------|--------|-----|-----|----------------------------|----------------------------|---|
| GAB    | $\overline{\text{GBA}}$ | CPAB   | CPBA   | SAB | SBA | A1 - A8                    | B1 - B8                    |   |
| L      | H                       | H or L | H or L | X   | X   | Input                      | Input                      | Isolation   |
| L      | L                       | ↑      | ↑      | X   | X   |                            |                            | Store A and B Data                                |
| X      | H                       | ↑      | H or L | X   | X   | Input                      | Unspecified <sup>(2)</sup> | Store A, Hold B                                   |
| H      | H                       | ↑      | ↑      | X   | X   | Input                      | Output                     | Store A in Both Registers                         |
| L      | X                       | H or L | ↑      | X   | X   | Unspecified <sup>(2)</sup> | Input                      | Hold A, Store B                                   |
| L      | L                       | ↑      | ↑      | X   | X   | Output                     | Input                      | Store B in Both Registers                         |
| L      | L                       | X      | X      | X   | L   | Output                     | Input                      | Real-Time B Data to A Bus                         |
| L      | L                       | X      | H or L | X   | H   |                            |                            | Stored B Data to A Bus                            |
| H      | H                       | X      | X      | L   | X   | Input                      | Output                     | Real-Time A Data to B Bus                         |
| H      | H                       | H or L | X      | H   | X   |                            |                            | Stored A Data to B Bus                            |
| H      | L                       | H or L | H or L | H   | H   | Output                     | Output                     | Stored A Data to B Bus and Stored B Data to A Bus |

### NOTES:

1. H = HIGH

L = LOW




X = Don't Care

↑ = LOW-to-HIGH transition.


Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

2. The data output functions may be enabled or disabled by various signals at the GAB or  $\overline{\text{GBA}}$  inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.



**Storage From  
A and/or B**



**Transfer Stores  
Data to A and/or B**

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$

| Symbol    | Parameter   | Test Conditions <sup>(1)</sup>                         |                     | Min. | Typ. <sup>(2)</sup> | Max.    | Unit          |
|-----------|---|--|---------------------|------|---------------------|---------|---------------|
| $V_{IH}$  | Input HIGH Level  | Guaranteed Logic HIGH Level                            |                     | 2    | —                   | —       | V             |
| $V_{IL}$  | Input LOW Level   | Guaranteed Logic LOW Level                             |                     | —    | —                   | 0.8     | V             |
| $I_{IH}$  | Input HIGH Current <sup>(4)</sup>                                     | $V_{CC} = \text{Max.}$                                 | $V_I = 2.7\text{V}$ | —    | —                   | $\pm 1$ | $\mu\text{A}$ |
| $I_{IL}$  | Input LOW Current <sup>(4)</sup>                                      | $V_{CC} = \text{Max.}$                                 | $V_I = 0.5\text{V}$ | —    | —                   | $\pm 1$ | $\mu\text{A}$ |
| $I_{OZH}$ | High Impedance Output Current<br>(3-State output pins) <sup>(4)</sup> | $V_{CC} = \text{Max.}$                                 | $V_O = 2.7\text{V}$ | —    | —                   | $\pm 1$ | $\mu\text{A}$ |
| $I_{OZL}$ |   |  | $V_O = 0.5\text{V}$ | —    | —                   | $\pm 1$ |               |
| $I_I$     | Input HIGH Current <sup>(4)</sup>                                     | $V_{CC} = \text{Max.}, V_I = V_{CC} (\text{Max.})$     |                     | —    | —                   | $\pm 1$ | $\mu\text{A}$ |
| $V_{IK}$  | Clamp Diode Voltage   | $V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$          |                     | —    | -0.7                | -1.2    | V             |
| $V_H$     | Input Hysteresis  | —  |                     | —    | 200                 | —       | mV            |
| $I_{CC}$  | Quiescent Power Supply Current  | $V_{CC} = \text{Max.}, V_{IN} = \text{GND or } V_{CC}$ |                     | —    | 0.01                | 1       | $\mu\text{A}$ |

## OUTPUT DRIVE CHARACTERISTICS

| Symbol    | Parameter                                     | Test Conditions <sup>(1)</sup>                                 |                         | Min. | Typ. <sup>(2)</sup> | Max.    | Unit          |
|-----------|---|--|-------------------------|------|---------------------|---------|---------------|
| $V_{OH}$  | Output HIGH Voltage                           | $V_{CC} = \text{Min.}$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ | $I_{OH} = -8\text{mA}$  | 2.4  | 3.3                 | —       | V             |
|           |   |  | $I_{OH} = -15\text{mA}$ | 2    | 3                   | —       |               |
| $V_{OL}$  | Output LOW Voltage                            | $V_{CC} = \text{Min.}$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ | $I_{OL} = 64\text{mA}$  | —    | 0.3                 | 0.55    | V             |
|           |   |  |                         |      |                     |         |               |
| $I_{OS}$  | Short Circuit Current                         | $V_{CC} = \text{Max.}, V_O = \text{GND}^{(3)}$                 |                         | -60  | -120                | -225    | mA            |
| $I_{OFF}$ | Input/Output Power Off Leakage <sup>(5)</sup> | $V_{CC} = 0\text{V}, V_{IN} \text{ or } V_O \leq 4.5\text{V}$  |                         | —    | —                   | $\pm 1$ | $\mu\text{A}$ |

### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. The test limit for this parameter is  $\pm 5\mu\text{A}$  at  $T_A = -55^{\circ}\text{C}$ .
5. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

| Symbol           | Parameter   | Test Conditions <sup>(1)</sup>  |  | Min. | Typ. <sup>(2)</sup> | Max.                | Unit       |
|------------------|---|---|--|------|---------------------|---------------------|------------|
| $\Delta I_{CC}$  | Quiescent Power Supply Current<br>TTL Inputs HIGH | V <sub>CC</sub> = Max.<br>V <sub>IN</sub> = 3.4V <sup>(3)</sup>   |  | —    | 0.5                 | 2                   | mA         |
| I <sub>CCD</sub> | Dynamic Power Supply Current <sup>(4)</sup>       | V <sub>CC</sub> = Max.<br>Outputs Open<br>G <sub>A</sub> B = $\overline{G}$ <sub>B</sub> $\overline{A}$ = GND<br>One Input Toggling<br>50% Duty Cycle   | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | —    | 0.15                | 0.25                | mA/<br>MHz |
| I <sub>C</sub>   | Total Power Supply Current <sup>(6)</sup>         | V <sub>CC</sub> = Max.<br>Outputs Open<br>f <sub>CP</sub> = 10MHz<br>50% Duty Cycle<br>G <sub>A</sub> B = $\overline{G}$ <sub>B</sub> $\overline{A}$ = GND<br>One Bit Toggling<br>at f <sub>i</sub> = 5MHz      | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | —    | 1.5                 | 3.5                 | mA         |
|                  |   |   | V <sub>IN</sub> = 3.4V<br>V <sub>IN</sub> = GND            | —    | 2                   | 5.5                 |            |
|                  |   | V <sub>CC</sub> = Max.<br>Outputs Open<br>f <sub>CP</sub> = 10MHz<br>50% Duty Cycle<br>G <sub>A</sub> B = $\overline{G}$ <sub>B</sub> $\overline{A}$ = GND<br>Eight Bits Toggling<br>at f <sub>i</sub> = 2.5MHz | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | —    | 3.8                 | 7.3 <sup>(5)</sup>  |            |
|                  |   |   | V <sub>IN</sub> = 3.4V<br>V <sub>IN</sub> = GND            | —    | 6                   | 16.3 <sup>(5)</sup> |            |

### NOTES:

- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input; (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of  $\Delta I_{CC}$  formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Output Frequency  
 N<sub>i</sub> = Number of Outputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz.


### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol                               | Parameter  | Condition <sup>(1)</sup> | FCT652AT            |      | FCT652CT            |      | Unit |
|--------------------------------------|--|--------------------------|---------------------|------|---------------------|------|------|
|                                      |  |                          | Min. <sup>(2)</sup> | Max. | Min. <sup>(2)</sup> | Max. |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>Bus to Bus                            | CL = 50pF<br>RL = 500Ω   | 2                   | 6.3  | 1.5                 | 5.4  | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output Enable Time,<br>GAB, $\overline{\text{GBA}}$ to Bus |                          | 2                   | 9.8  | 1.5                 | 7.8  | ns   |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output Disable Time,<br>GAB, $\overline{\text{GBA}}$ to Bu |                          | 2                   | 6.3  | 1.5                 | 6.3  | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>Clock to Bus                          |                          | 2                   | 6.3  | 1.5                 | 5.7  | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>SBA or SAB to Bus                     |                          | 2                   | 7.7  | 1.5                 | 6.2  | ns   |
| t <sub>SU</sub>                      | Set-up Time HIGH or LOW, Bus to Clock                      |                          | 2                   | —    | 2                   | —    | ns   |
| t <sub>H</sub>                       | Hold Time HIGH or LOW, Bus to Clock                        |                          | 1.5                 | —    | 1.5                 | —    | ns   |
| t <sub>W</sub>                       | Clock Pulse Width, HIGH or LOW <sup>(3)</sup>              |                          | 5                   | —    | 5                   | —    | ns   |


**NOTES:**

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.


## TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-Up, Hold, and Release Times




Propagation Delay

## SWITCH POSITION


| Test                                    | Switch |
|---|--------|
| Open Drain<br>Disable Low<br>Enable Low | Closed |
| All Other Tests                         | Open   |

### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz;  $t_F \leq$  2.5ns;  $t_R \leq$  2.5ns.



## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
www.idt.com

**for Tech Support:**  
logichelp@idt.com  
(408) 654-6459