

April 1988 Revised September 2000

74F280

9-Bit Parity Generator/Checker

General Description


The F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.

Ordering Code:


Order Number	Package Number	Package Description
74F280SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F280SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F280PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out


Pin Names	Description	U.L.	Input I _{IH} /I _{IL}		
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
I ₀ –I ₈	Data Inputs	1.0/1.0	20 μA/–0.6 mA		
Σ_{O}	Odd Parity Output	50/33.3	-1 mA/20 mA		
Σ_{E}	Even Parity Output	50/33.3	–1 mA/20 mA		

Truth Table

Number of	Outputs					
HIGH Inputs I ₀ –I ₈	∑ Even	Σ Odd				
0, 2, 4, 6, 8	Н	L				
1, 3, 5, 7, 9	L	Н				

H = HIGH Voltage Level L = LOW Voltage Level

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature -65°C to $+150^{\circ}\text{C}$ Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias -55° C to $+150^{\circ}$ C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5 V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I $_{\rm OL}$ (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to $+70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	l Parameter		Min	Тур	Max	Units	V _{cc}	Conditions		
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				8.0	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA		
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} =-1 mA		
	Voltage	$5\% V_{CC}$	2.7					$I_{OH} = -1 \text{ mA}$		
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA		
I _{IH}	Input HIGH				5.0	μА	Max	V _{IN} = 2.7V		
	Current				5.0	μΑ	IVIAX			
I _{BVI}	Input HIGH Current			7.0	μА	Max	V _{IN} = 7.0V			
	Breakdown Test						VIN = 7.0V			
I _{CEX}	Output HIGH				50	μА	Max	V _{OUT} = V _{CC}		
	Leakage Current	eakage Current								
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$		
	Test		4.73			v	0.0	All Other Pins Grounded		
I _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV		
	Circuit Current							All Other Pins Grounded		
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V		
Ios	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$		
I _{CCH}	Power Supply Current			25	38	mA	Max	V _O = HIGH		

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to $+70$ °C $V_{CC} = 5.0$ V $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	6.5	10.0	15.0	6.5	20.0	6.5	16.0	no
t _{PHL}	I_n to Σ_E	6.5	11.0	16.0	6.5	21.0	6.5	17.0	ns
t _{PLH}	Propagation Delay	6.0	10.0	15.0	5.0	20.0	6.0	16.0	ns
t _{PHL}	I_n to Σ_O	6.5	11.0	16.0	6.5	21.0	6.5	17.0	115





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0 740 - 0,770 (18 80 - 19,56) C.098 (2.286) 14 13 12 11 13 9 14 13 12 D.250 ± 0.010 (6.350 + 0.254) PIN NO 1 IDENT 1 2 3 4 5 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 Q.185 ± 0.005 0.300 - 0.320(3 429 ± 0.127) (7.620 B.128) 0 0<u>60</u> (1.524) TYP (3.683 5.080) $\frac{0.008}{(0.203} - \frac{0.016}{0.406)}$ TYP ft 125 - 0 150 (3 175 3.8tD) 0.280

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 (2.540 ± 0.254)

 $\frac{0.050 \pm 8.010}{(1.270 - 0.254)} \text{ TYP}$

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

0.014 -- 0.023 TYP

(0.356 0.584)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

{7.112} MIN

www.fairchildsemi.com