

## 74LVXC4245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE® Outputs


### General Description

The LVXC4245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for PCMCIA and other real time configurable I/O applications. The  $V_{CCA}$  pin accepts a 5V supply level. The "A" port is a dedicated 5V port. The  $V_{CCB}$  pin accepts a 3V-to-5V supply level. The "B" port is configured to track the  $V_{CCB}$  supply level respectively. A 5V level on the  $V_{CC}$  pin will configure the I/O pins at a 5V level and a 3V  $V_{CC}$  will configure the I/O pins at a 3V level. This device will allow the  $V_{CCB}$  voltage source pin and I/O pins on the "B" port to float when  $\overline{OE}$  is HIGH. This feature is necessary to buffer data to and from a PCMCIA socket that permits PCMCIA cards to be inserted and removed during normal operation.

### Features


- Bidirectional interface between 5V and 3V-to-5V buses
- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Available in SOIC, QSOP and TSSOP packages
- Implements patented Quiet Series™ EMI reduction circuitry
- Flexible  $V_{CCB}$  operating range
- Allows B port and  $V_{CCB}$  to float simultaneously when  $\overline{OE}$  is HIGH
- Functionally compatible with the 74 series 245

### Logic Symbol



Pin Names	Description
$\overline{OE}$	Output Enable Input
T/ $\overline{R}$	Transmit/Receive Input
A <sub>0</sub> –A <sub>7</sub>	Side A Inputs or TRI-STATE Outputs
B <sub>0</sub> –B <sub>7</sub>	Side B Inputs or TRI-STATE Outputs

### Connection Diagram




	SOIC JEDEC	QSOP	TSSOP
Order Number	74LVXC4245WM 74LVXC4245WMX	74LVXC4245QSC 74LVXC4245QSCX	74LVXC4245MTC 74LVXC4245MTCX
See NS Package Number	M24B	MQA24	MTC24

TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
Quiet Series™ is a trademark of National Semiconductor Corporation.

### Truth Table

Inputs		Outputs
$\overline{OE}$	$T/\overline{R}$	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	HIGH-Z State

### Logic Diagram



### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage ( $V_{CCA}, V_{CCB}$ )	-0.5V to +7.0V
DC Input Voltage ( $V_i$ ) @ $\overline{OE}$ , $T/\overline{R}$	-0.5V to $V_{CCA}$ +0.5V
DC Input/Output Voltage ( $V_{I/O}$ )	
@ $A_n$	-0.5V to $V_{CCA}$ +0.5V
@ $B_n$	-0.5V to $V_{CCB}$ +0.5V
DC Input Diode Current ( $I_{IK}$ )	
@ $\overline{OE}$ , $T/\overline{R}$	±20 mA
DC Output Diode Current ( $I_{OK}$ )	±50 mA
DC Output Source or Sink Current ( $I_O$ )	±50 mA
DC $V_{CC}$ or Ground Current	
Per Output Pin ( $I_{CC}$ or $I_{GND}$ )	±50 mA
and Max Current	±200 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C

DC Latch-Up Source or Sink Current

±300 mA

### Recommended Operating Conditions

Supply Voltage $V_{CCA}$	4.5V to 5.5V
$V_{CCB}$	2.7V to 5.5V
Input Voltage ( $V_i$ ) @ $\overline{OE}$ , $T/\overline{R}$	0V to $V_{CCA}$
Input/Output Voltage ( $V_{I/O}$ )	
@ $A_n$	0V to $V_{CCA}$
@ $B_n$	0V to $V_{CCB}$
Free Air Operating Temperature ( $T_A$ )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	8 ns/V
$V_{IN}$ from 30% to 70% of $V_{CC}$	
$V_{CC}$ @ 3V, 4.5V, 5.5V	

### DC Electrical Characteristics

Symbol	Parameter		$V_{CCA}$ (V)	$V_{CCB}$ (V)	74LVXC4245		Units	Conditions	
					$T_A = +25^\circ\text{C}$				$T_A = -40^\circ\text{C to } +85^\circ\text{C}$
					Typ	Guaranteed Limits			
$V_{IHA}$	Minimum High Level Input Voltage	$A_n$	4.5	2.7		2.0	2.0	V	$V_{OUT} \leq 0.1V$ or $\geq V_{CC} - 0.1V$
		$\overline{OE}$	4.5	3.6		2.0	2.0		
		$T/\overline{R}$	5.5	5.5		2.0	2.0		
$V_{IHB}$		$B_n$	4.5	2.7		2.0	2.0	V	
			4.5	3.6		2.0	2.0		
			4.5	5.5		3.85	3.85		
$V_{ILA}$	Maximum Low Level Input Voltage	$A_n$	4.5	2.7		0.8	0.8	V	$V_{OUT} \leq 0.1V$ or $\geq V_{CC} - 0.1V$
		$\overline{OE}$	4.5	3.6		0.8	0.8		
		$T/\overline{R}$	5.5	5.5		0.8	0.8		
$V_{ILB}$		$B_n$	4.5	2.7		0.8	0.8	V	
			4.5	3.6		0.8	0.8		
			4.5	5.5		1.65	1.65		
$V_{OHA}$	Minimum High Level Output Voltage		4.5	3.0	4.49	4.4	4.4	V	$I_{OUT} = -100 \mu A$ $I_{OH} = -24 mA$
			4.5	3.0	4.25	3.86	3.76		
$V_{OHB}$			4.5	3.0	2.99	2.9	2.9	V	$I_{OUT} = -100 \mu A$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ $I_{OH} = -24 mA$
			4.5	3.0	2.85	2.56	2.46		
			4.5	3.0	2.65	2.35	2.25		
			4.5	2.7	2.5	2.3	2.2		
			4.5	2.7	2.3	2.1	2.0		
			4.5	4.5	4.25	3.86	3.76		
$V_{OLA}$	Maximum Low Level Output Voltage		4.5	3.0	0.002	0.1	0.1	V	$I_{OUT} = 100 \mu A$ $I_{OL} = 24 mA$
			4.5	3.0	0.21	0.36	0.44		
$V_{OLB}$			4.5	3.0	0.002	0.1	0.1	V	$I_{OUT} = 100 \mu A$ $I_{OL} = 24 mA$ $I_{OL} = 12 mA$ $I_{OL} = 24 mA$ $I_{OL} = 24 mA$
			4.5	3.0	0.21	0.36	0.44		
			4.5	2.7	0.11	0.36	0.44		
			4.5	2.7	0.22	0.42	0.5		
			4.5	4.5	0.18	0.36	0.44		

## DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	74LVXC4245			Units	Conditions	
				T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C			
				Typ	Guaranteed Limits				
I <sub>IN</sub>	Maximum Input Leakage Current @ $\overline{OE}$ , T/ $\overline{R}$	5.5	3.6		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>CCA</sub> , GND	
		5.5	5.5		±0.1	±1.0			
I <sub>OZA</sub>	Maximum TRI-STATE Output Leakage @ A <sub>n</sub>	5.5	3.6		±0.5	±5.0	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> , $\overline{OE}$ = V <sub>CCA</sub> V <sub>O</sub> = V <sub>CCA</sub> , GND	
	5.5	5.5		±0.5	±5.0				
I <sub>OZB</sub>	Maximum TRI-STATE Output Leakage @ B <sub>n</sub>	5.5	3.6		±0.5	±5.0	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> , $\overline{OE}$ = V <sub>CCA</sub> V <sub>O</sub> = V <sub>CCB</sub> , GND	
	5.5	5.5		±0.5	±5.0				
ΔI <sub>CC</sub>	Maximum I <sub>CC</sub> /Input	All Inputs	5.5	5.5	1.0	1.35	1.5	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1V
		B <sub>n</sub>	5.5	3.6		0.35	0.5	mA	V <sub>I</sub> = V <sub>CCB</sub> - 0.6V
I <sub>CCA1</sub>	Quiescent V <sub>CCA</sub> Supply Current as B Port Floats	5.5	Open		8	80	μA	A <sub>n</sub> = V <sub>CCA</sub> or GND B <sub>n</sub> = Open, $\overline{OE}$ = V <sub>CCA</sub> T/ $\overline{R}$ = V <sub>CCA</sub> , V <sub>CCB</sub> = Open	
I <sub>CCA2</sub>	Quiescent V <sub>CCA</sub> Supply Current	5.5	3.6		8	80	μA	A <sub>n</sub> = V <sub>CCA</sub> or GND B <sub>n</sub> = V <sub>CCB</sub> or GND $\overline{OE}$ = GND, T/ $\overline{R}$ = GND	
		5.5	5.5		8	80			
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub> Supply Current	5.5	3.6		5	50	μA	A <sub>n</sub> = V <sub>CCA</sub> or GND B <sub>n</sub> = V <sub>CCB</sub> or GND $\overline{OE}$ = GND, T/ $\overline{R}$ = V <sub>CCA</sub>	
		5.5	5.5		8	80			
V <sub>OLPA</sub>	Quiet Output Maximum Dynamic	5.0	3.3		1.5		V	(Note 2) (Note 3)	
		5.0	5.0		1.5				
V <sub>OLPB</sub>	V <sub>OL</sub>	5.0	3.3		0.8		V	(Note 2) (Note 3)	
		5.0	5.0		1.5				
V <sub>OLVA</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	3.3		-1.2		V	(Note 2) (Note 3)	
		5.0	5.0		-1.2				
V <sub>OLVB</sub>		5.0	3.3		-0.8		V	(Note 2) (Note 3)	
		5.0	5.0		-1.2				
V <sub>IHDA</sub>	Minimum High Level Dynamic Input Voltage	5.0	3.3		2.0		V	(Note 2) (Note 4)	
		5.0	5.0		2.0				
V <sub>IHDB</sub>	Voltage	5.0	3.3		2.0		V	(Note 2) (Note 4)	
		5.0	5.0		3.5				
V <sub>ILDA</sub>	Maximum Low Level Dynamic Input Voltage	5.0	3.3		0.8		V	(Note 2) (Note 4)	
		5.0	5.0		0.8				
V <sub>ILDB</sub>	Voltage	5.0	3.3		0.8		V	(Note 2) (Note 4)	
		5.0	5.0		1.5				

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 2:** Worst case package.

**Note 3:** Max number of outputs defined as (n). Data inputs are driven 0V to V<sub>CC</sub> level; one output at GND.

**Note 4:** Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V<sub>CC</sub> level. Input-under-test switching: V<sub>CC</sub> level to threshold (V<sub>IHD</sub>), 0V to threshold (V<sub>ILD</sub>), f = 1 MHz.

## AC Electrical Characteristics

Symbol	Parameter	74LVXC4245					74LVXC4245					Units
		C <sub>L</sub> = 50 pF					C <sub>L</sub> = 50 pF					
		V <sub>CCA</sub> = 4.5V to 5.5V V <sub>CCB</sub> = 4.5V to 5.5V					V <sub>CCA</sub> = 4.5V to 5.5V V <sub>CCB</sub> = 2.7V to 3.6V					
		T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		
Min	Typ (Note 2)	Max	Min	Max	Min	Typ (Note 3)	Max	Min	Max			
t <sub>PHL</sub>	Propagation Delay A to B	1.0	4.9	6.5	1.0	7.0	1.0	5.5	7.5	1.0	8.0	ns
t <sub>PLH</sub>	Propagation Delay B to A	1.0	4.0	5.5	1.0	6.0	1.0	5.0	7.0	1.0	7.5	ns
t <sub>PHL</sub>	Propagation Delay A to B	1.0	4.7	6.5	1.0	7.0	1.0	5.6	7.5	1.0	8.0	ns
t <sub>PLH</sub>	Propagation Delay B to A	1.0	3.9	5.0	1.0	5.5	1.0	4.3	6.0	1.0	6.5	ns
t <sub>PZL</sub>	Output Enable Time $\overline{OE}$ to B	1.0	5.6	7.5	1.0	8.0	1.0	6.7	9.0	1.0	10.0	ns
t <sub>PZH</sub>	Output Enable Time $\overline{OE}$ to A	1.0	5.7	7.5	1.0	8.0	1.0	6.9	9.5	1.0	10.0	ns
t <sub>PZL</sub>	Output Disable Time $\overline{OE}$ to B	1.0	7.4	9.0	1.0	10.0	1.0	8.0	10.0	1.0	11.0	ns
t <sub>PZH</sub>	Output Disable Time $\overline{OE}$ to A	1.0	6.1	7.5	1.0	8.5	1.0	6.3	8.0	1.0	8.5	ns
t <sub>PHZ</sub>	Output Disable Time $\overline{OE}$ to B	1.0	4.8	7.0	1.0	7.5	1.0	6.0	9.0	1.0	9.5	ns
t <sub>PLZ</sub>	Output Disable Time $\overline{OE}$ to A	1.0	3.8	5.5	1.0	6.0	1.0	4.2	6.5	1.0	7.0	ns
t <sub>PHZ</sub>	Output Disable Time $\overline{OE}$ to B	1.0	3.4	5.5	1.0	6.0	1.0	3.4	5.5	1.0	6.0	ns
t <sub>PLZ</sub>	Output Disable Time $\overline{OE}$ to A	1.0	2.9	4.5	1.0	5.0	1.0	2.9	5.0	1.0	5.5	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 4)		1.0	1.5		1.5		1.0	1.5		1.5	ns
t <sub>OSLH</sub>	Data to Output											

**Note 5:** Typical values at V<sub>CCA</sub> = 5V, V<sub>CCB</sub> = 5V @25°C.

**Note 6:** Typical values at V<sub>CCA</sub> = 5V, V<sub>CCB</sub> = 3.3V @25°C.

**Note 7:** Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


## Capacitance

Symbol	Parameter	Typ	Units	Conditions	
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open	
C <sub>I/O</sub>	Input/Output Capacitance	10	pF	V <sub>CCA</sub> = 5V, V <sub>CCB</sub> = 3.3V	
C <sub>PD</sub>	Power Dissipation Capacitance	A→B	45	pF	V <sub>CCA</sub> = 5V V <sub>CCB</sub> = 3.3V
		B→A	50	pF	

**Note 8:** C<sub>PD</sub> is measured at 10 MHz.

## Configurable I/O Application for PCMCIA Cards

### Block Diagram




The LVXC4245 is a 24-pin dual supply device well suited for PCMCIA configurable I/O applications. Ideal for low power notebook designs, the LVXC4245 consumes less than 1 mW of quiescent power in all modes of operation. The LVXC4245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying  $V_{CCB}$  of the LVXC4245 to the card voltage supply, the PCMCIA card will always experience rail to rail output swings, maximizing the reliability of the interface.

The  $V_{CCA}$  pin on the LVXC4245 must always be tied to a 5V power supply. This voltage connection provides internal references needed to account for variations in  $V_{CCB}$ . When connected as in the block diagram above, the LVXC4245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).


### 74LVXC4245 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




DS012009-6

**Physical Dimensions** inches (millimeters) unless otherwise noted



**24-Lead (0.300" Wide) Molded Small Outline Package, JEDEC**  
**Order Number 74LVXC4245WM or 74LVXC4245WMX**  
**NS Package Number M24B**



**24-Lead (0.150" Wide) Molded Shrink Small Outline Package, JEDEC**  
**(also known as QSOP)**  
**Order Number 74LVXC4245QSC or 74LVXC4245QSCX**  
**NS Package Number MQA24**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
Americas  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: support@nsc.com

[www.national.com](http://www.national.com)

**National Semiconductor Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 1 80-530 85 85  
English Tel: +49 (0) 1 80-532 78 32  
Français Tel: +49 (0) 1 80-532 93 58  
Italiano Tel: +49 (0) 1 80-534 16 80

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179