

April 1988 Revised September 2000

#### 74F112

## **Dual JK Negative Edge-Triggered Flip-Flop**

#### **General Description**

The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{S}_{\overline{D}}$  or  $\overline{C}_{\overline{D}}$  prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively.

Simultaneous LOW signals on  $\overline{S}_D$  and  $\overline{C}_D$  force both Q and  $\overline{Q}$  HIGH.

Asynchronous Inputs:

LOW input to  $\overline{S}_D$  sets Q to HIGH level

LOW input to  $\overline{C}_D$  sets Q to LOW level

Clear and Set are independent of clock

Simultaneous LOW on  $\overline{\mathbf{C}}_{\mathbf{D}}$  and  $\overline{\mathbf{S}}_{\mathbf{D}}$  makes both Q


and Q HIGH


#### **Ordering Code:**

Order Number	Package Number	Package Description
74F112SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F112SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F112PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001 0 300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**





#### **Connection Diagram**



# **Unit Loading/Fan Out**


Pin Names	Decemention	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pili Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20 μA/ <b>–</b> 0.6 mA	
$\overline{CP}_1, \overline{CP}_2$	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20 μA/ <del>-</del> 2.4 mA	
$\overline{C}_{D1}$ , $\overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/5.0	20 μA/–3.0 mA	
$\overline{S}_{D1}$ , $\overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/5.0	20 μA/ <b>–</b> 3.0 mA	
$Q_1,Q_2,\overline{Q}_1,\overline{Q}_2$	Outputs	50/33.3	–1 mA/20 mA	

#### **Truth Table**

		Outputs				
s <sub>D</sub>	<u>c</u> D	СР	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Χ	Х	Х	L	Н
L	L	Χ	Χ	Χ	Н	Н
Н	Н	$\sim$	h	h	$\overline{Q}_0$	$Q_0$
Н	Н	$\sim$	- 1	h	L	Н
Н	Н	$\sim$	h	- 1	Н	L
Н	Н	~	I	I	$Q_0$	$\overline{Q}_0$

### **Logic Diagram**

(One Half Shown)



#### Absolute Maximum Ratings(Note 1)

Input Current (Note 2)
Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 3-STATE Output -0.5V to +5.5V

-30 mA to +5.0 mA

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}$ C to  $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				8.0	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> =-1 mA	
	Voltage	$5\% V_{CC}$	2.7					$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	1 20 mA	
	Voltage				0.5			$I_{OL} = 20 \text{ mA}$	
I <sub>IH</sub>	Input HIGH				5.0		Max	V - 2.7V	
	Current				5.0	μА		$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	V 70V	
	Breakdown Test				7.0	μΑ	iviax	$V_{IN} = 7.0V$	
I <sub>CEX</sub>	Output HIGH				50		Max	V V	
	Leakage Current				30	μΑ	IVIAX	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9  \mu A$	
	Test		4.75			V	0.0	All other pins grounded	
I <sub>OD</sub>	Output Leakage			-	3.75		0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				3.73	μΑ	0.0	All other pins grounded	
I <sub>IL</sub>	Input LOW Current				-0.6			$V_{IN} = 0.5V (J_n, K_n)$	
					-2.4	mA	Max	$V_{IN} = 0.5V (\overline{CP}_n)$	
					-3.0			$V_{IN} = 0.5V (\overline{C}_{Dn}, \overline{S}_{Dn})$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
Іссн	Power Supply Current			12	19	mA	Max	$V_O = HIGH$	
I <sub>CCL</sub>	Power Supply Current			12	19	mA	Max	$V_O = LOW$	


# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	85	105		80		MHz
t <sub>PLH</sub>	Propagation Delay	2.0	5.0	6.5	2.0	7.5	no
t <sub>PHL</sub>	$\overline{CP}_{n}$ to $Q_{n}$ or $\overline{Q}_{n}$	2.0	5.0	6.5	2.0	7.5	ns
t <sub>PLH</sub>	Propagation Delay	2.0	4.5	6.5	2.0	7.5	no
t <sub>PHL</sub>	$\overline{C}_{Dn}$ , $\overline{S}_{Dn}$ to $\overline{Q}_n$ , $\overline{Q}_n$	2.0	4.5	6.5	2.0	7.5	ns


# **AC Operating Requirements**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V		Units	
		Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.0		5.0			
t <sub>S</sub> (L)	$J_n$ or $K_n$ to $\overline{CP}_n$	3.0		3.5		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0			
$t_H(L)$	$J_n$ or $K_n$ to $\overline{CP}_n$	0		0			
t <sub>W</sub> (H)	CP Pulse Width	4.5		5.0			
$t_W(L)$	HIGH or LOW	4.5		5.0		ns	
t <sub>W</sub> (L)	Pulse Width, LOW $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	4.5		5.0		ns	
t <sub>REC</sub>	Recovery Time $\overline{S}_{Dn}$ , $\overline{C}_{Dn}$ to $\overline{CP}$	4.0		5.0		ns	


# 



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com