



November 1988
Revised November 1999

74AC245 • 74ACT245

Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

General Description

The AC/ACT245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA at both the A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition.

Features




- I_{CC} and I_{OZ} reduced by 50%
- Noninverting buffers
- Bidirectional data path
- A and B outputs source/sink 24 mA
- ACT245 has TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74AC245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74AC245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACT245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ACT245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram**Logic Symbols****Pin Descriptions**

Pin Names	Description
OE	Output Enable Input
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A 3-STATE Inputs or 3-STATE Outputs
B ₀ -B ₇	Side B 3-STATE Inputs or 3-STATE Outputs

Truth Table

Inputs		Outputs
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	HIGH-Z State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Absolute Maximum Ratings ^(Note 1)				Recommended Operating Conditions			
Supply Voltage (V_{CC})	-0.5V to +7.0V			Supply Voltage (V_{CC})			
DC Input Diode Current (I_{IK})				AC	2.0V to 6.0V		
$V_I = -0.5V$	-20 mA			ACT	4.5V to 5.5V		
$V_I = V_{CC} + 0.5V$	+20 mA			Input Voltage (V_I)	0V to V_{CC}		
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$			Output Voltage (V_O)	0V to V_{CC}		
DC Output Diode Current (I_{OK})				Operating Temperature (T_A)	-40°C to +85°C		
$V_O = -0.5V$	-20 mA			Minimum Input Edge Rate ($\Delta V/\Delta t$)			
$V_O = V_{CC} + 0.5V$	+20 mA			AC Devices			
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$			V_{IN} from 30% to 70% of V_{CC}			
DC Output Source or Sink Current (I_O)		±50 mA		$V_{CC} @ 3.3V, 4.5V, 5.5V$	125 mV/ns		
DC V_{CC} or Ground Current per Output Pin (I_{OC} or I_{GND})		±50 mA		ACT Devices			
Storage Temperature (T_{STG})	-65°C to +150°C			V_{IN} from 0.8V to 2.0V			
Junction Temperature (T_J)				$V_{CC} @ 4.5V, 5.5V$	125 mV/ns		
PDIP	140°C						
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.							
DC Electrical Characteristics for AC							
Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		Units	Conditions	
			Typ	Guaranteed Limits			
V_{IH}	Minimum HIGH Level Input Voltage	3.0	1.5	2.1	2.1		
		4.5	2.25	3.15	3.15		
		5.5	2.75	3.85	3.85		
V_{IL}	Maximum LOW Level Input Voltage	3.0	1.5	0.9	0.9		
		4.5	2.25	1.35	1.35		
		5.5	2.75	1.65	1.65		
V_{OH}	Minimum HIGH Level Output Voltage	3.0	2.99	2.9	2.9		
		4.5	4.49	4.4	4.4		
		5.5	5.49	5.4	5.4		
			3.0	2.56	2.46		$V_{IN} = V_{IL}$ or V_{IH}
			4.5	3.86	3.76		$I_{OH} = -12 \text{ mA}$
		5.5	4.86	4.76		$I_{OH} = -24 \text{ mA}$	
						$I_{OH} = -24 \text{ mA}$ (Note 2)	
V_{OL}	Maximum LOW Level Output Voltage	3.0	0.002	0.1	0.1		
		4.5	0.001	0.1	0.1		
		5.5	0.001	0.1	0.1		
							$I_{OUT} = 50 \mu\text{A}$
			3.0		0.36		$V_{IN} = V_{IL}$ or V_{IH}
			4.5		0.36		$I_{OL} = 12 \text{ mA}$
		5.5		0.36		$I_{OL} = 24 \text{ mA}$	
						$I_{OL} = 24 \text{ mA}$ (Note 2)	
I_{IN} (Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	
I_{OLD}	Dynamic Output Current Minimum (Note 3)	5.5			75	mA	
I_{OHD}		5.5			-75	mA	
I_{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	
I_{OZT}	Maximum I/O Leakage Current	5.5		±0.3	±3.0	μA	
Note 2: All outputs loaded; thresholds on input associated with output under test.							
Note 3: Maximum test duration 2.0 ms, one output loaded at a time.							
Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .							

DC Characteristics for ACT

Symbol	Parameter	V _{CC} (V)	T _A = +25°C		Units	Conditions
			Typ	Guaranteed Limits		
V _{IH}	Minimum HIGH Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0	V V _{OUT} = 0.1V or V _{CC} - 0.1V
	Input Voltage					
V _{IL}	Maximum LOW Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8	V V _{OUT} = 0.1V or V _{CC} - 0.1V
	Input Voltage					
V _{OH}	Minimum HIGH Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4	V I _{OUT} = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	V _{IN} = V _{IL} or V _{IH} I _{OH} = -24 mA I _{OH} = -24 mA (Note 5)
V _{OL}	Maximum LOW Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1	V I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V _{IN} = V _{IL} or V _{IH} I _{OL} = 24 mA I _{OL} = 24 mA (Note 5)
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA V _I = V _{CC} - 2.1V
I _{OLD}	Dynamic Output Current Minimum (Note 6)	5.5 5.5			75 -75	mA V _{OLD} = 1.65V Max V _{OHD} = 3.85V Min
	Current Minimum (Note 6)					
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA V _{IN} = V _{CC} or GND
I _{OZT}	Maximum I/O Leakage Current	5.5		±0.3	±3.0	μA V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , GND V _O = V _{CC} , GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

Symbol	Parameter	V _{CC} (V) (Note 7)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.5	1.0 1.0	9.0 7.0	ns
t _{PHL}	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.0	1.0 1.0	9.0 7.0	ns
t _{PZH}	Output Enable Time	3.3 5.0	2.5 1.5	7.0 5.0	11.5 8.5	2.0 1.0	12.5 9.0	ns
t _{PZL}	Output Enable Time	3.3 5.0	2.5 1.5	7.5 5.5	12.0 9.0	2.0 1.0	13.5 9.5	ns
t _{PHZ}	Output Disable Time	3.3 5.0	2.0 1.5	6.5 5.5	12.0 9.0	1.0 1.0	12.5 10.0	ns
t _{PLZ}	Output Disable Time	3.3 5.0	2.0 1.5	7.0 5.5	11.5 9.0	1.5 1.0	13.0 10.0	ns

Note 7: Voltage Range 3.3 is 3.3V ± 0.3V
Voltage Range 5.0 is 5.0V ± 0.5V


AC Electrical Characteristics for ACT

Symbol	Parameter	V _{CC} (V) (Note 8)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	4.0	7.5	1.5	8.0	ns
t _{PHL}	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	4.0	8.0	1.0	9.0	ns
t _{PZH}	Output Enable Time	5.0	1.5	5.0	10.0	1.5	11.0	ns
t _{PZL}	Output Enable Time	5.0	1.5	5.5	10.0	1.5	12.0	ns
t _{PHZ}	Output Disable Time	5.0	1.5	5.5	10.0	1.0	11.0	ns
t _{PLZ}	Output Disable Time	5.0	2.0	5.0	10.0	1.5	11.0	ns


Note 8: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance


Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{I/O}	Input/Output Capacitance	15.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	45.0	pF	V _{CC} = 5.0V

Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
Package Number M20B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

J LEAD PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS

NOTES


- A. CONFORMAL COATING IS RECOMMENDED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1





DETAIL A


20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
Package Number MSA20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

LAND PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS

NOTES

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC.
REF. NOTE 6 DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND
TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.


MTC20RevD1



**20-Lead Thin Shrink Small Outline Package, (TSSOP) JEDEC
Package Number MTC20**

74AC245 • 74ACT245 Octal Bidirectional Transceiver with 3-STATE

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com