

DATA SHEET

74ABT374

**Octal D-type flip-flop; positive-edge trigger
(3-State)**

Product specification
Supercedes data of September 15, 1993
IC23

October 19, 1994

Philips Semiconductors



PHILIPS

Octal D-type flip-flop; positive-edge trigger (3-State)

74ABT374

FEATURES

- 8-bit positive edge triggered register
- 3-State output buffers
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power-up 3-State
- Power-up reset
- Live insertion/extraction permitted

DESCRIPTION

The 74ABT374 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT374 is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the

Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (OE) controls all eight 3-State buffers independent of the clock operation.




When OE is Low, the stored data appears at the outputs. When OE is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}$; GND = 0V	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay CP to Q_n	$C_L = 50\text{pF}$; $V_{CC} = 5\text{V}$	3.8	ns
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	4	pF
C_{OUT}	Output capacitance	Outputs disabled; $V_O = 0\text{V}$ or V_{CC}	7	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 5.5\text{V}$	100	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
20-pin plastic DIP	–40°C to +85°C	74ABT374N	SOT146-1
20-pin plastic SOL	–40°C to +85°C	74ABT374D	SOT163-1
20-pin plastic SSOP	–40°C to +85°C	74ABT374DB	SOT339-1
20-pin plastic TSSOP	–40°C to +85°C	74ABT374PW	SOT360-1

PIN CONFIGURATION**LOGIC SYMBOL****LOGIC SYMBOL (IEEE/IEC)**

Octal D-type flip-flop; positive-edge trigger (3-State)

74ABT374

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	OE	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
11	CP	Clock pulse input (active rising edge)
10	GND	Ground (0V)
20	V _{CC}	Positive supply voltage

FUNCTION TABLE

OE	CP	D _n	INTERNAL	OUTPUTS	OPERATING MODE
			REGISTER	Q0 – Q7	
L	↑	I	L	L	Latch and read register
L	↑	h	H	H	
L	‡	X	NC	NC	Hold
H	‡	X	NC	Z	
H	↑	D _n	D _n	Z	Disable outputs

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level

I = Low voltage level one set-up time prior to the Low-to-High clock transition


NC = No change

X = Don't care

Z = High impedance "off" state

↑ = Low-to-High clock transition

‡ = not a Low-to-High clock transition

LOGIC DIAGRAM

Octal D-type flip-flop; positive-edge trigger (3-State)

74ABT374

ABSOLUTE MAXIMUM RATINGS^{1,2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

Octal D-type flip-flop; positive-edge trigger (3-State)

74ABT374

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_{amb} = +25^\circ C$			$T_{amb} = -40^\circ C$ to $+85^\circ C$			
			MIN	Typ	MAX	MIN	MAX		
V_{IK}	Input clamp voltage	$V_{CC} = 4.5V$; $I_K = -18mA$		-0.9	-1.2		-1.2	V	
V_{OH}	High-level output voltage	$V_{CC} = 4.5V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	2.9		2.5		V	
		$V_{CC} = 5.0V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	3.4		3.0		V	
		$V_{CC} = 4.5V$; $I_{OH} = -32mA$; $V_I = V_{IL}$ or V_{IH}	2.0	2.4		2.0		V	
V_{OL}	Low-level output voltage	$V_{CC} = 4.5V$; $I_{OL} = 64mA$; $V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V	
V_{RST}	Power-up output low voltage ³	$V_{CC} = 5.5V$; $I_O = 1mA$; $V_I = GND$ or V_{CC}		0.13	0.55		0.55	V	
I_I	Input leakage current	$V_{CC} = 5.5V$; $V_I = GND$ or $5.5V$		± 0.01	± 1.0		± 1.0	μA	
I_{OFF}	Power-off leakage current	$V_{CC} = 0.0V$; V_O or $V_I \leq 4.5V$		± 5.0	± 100		± 100	μA	
$I_{PU/PD}$	Power-up/down 3-State output current	$V_{CC} = 0.0V$; $I_O = 1mA$; $V_I = GND$ or V_{CC} ; $V_{OE} = \text{Don't Care}$		± 5.0	± 50		± 50	μA	
I_{OZH}	3-State output High current	$V_{CC} = 5.5V$; $V_O = 2.7V$; $V_I = V_{IL}$ or V_{IH}		5.0	50		50	μA	
I_{OZL}	3-State output Low current	$V_{CC} = 5.5V$; $V_O = 0.5V$; $V_I = V_{IL}$ or V_{IH}		-5.0	-50		-50	μA	
I_{CEX}	Output High leakage current	$V_{CC} = 5.5V$; $V_O = 0.5V$; $V_I = GND$ or V_{CC}		5.0	50		50	μA	
I_O	Output current ¹	$V_{CC} = 5.5V$; $V_O = 2.5V$	-50	-100	-180	-50	-180	mA	
I_{CCH}	Quiescent supply current	$V_{CC} = 5.5V$; Outputs High, $V_I = GND$ or V_{CC}		100	250		250	μA	
I_{CCL}		$V_{CC} = 5.5V$; Outputs Low, $V_I = GND$ or V_{CC}		24	30		30	mA	
I_{CCZ}		$V_{CC} = 5.5V$; Outputs 3-State; $V_I = GND$ or V_{CC}		100	250		250	μA	
ΔI_{CC}	Additional supply current per input pin ²	$V_{CC} = 5.5V$; one input at $3.4V$, other inputs at V_{CC} or GND		0.5	1.5		1.5	mA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at $3.4V$.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

AC CHARACTERISTICS

$GND = 0V$, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$



SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ C$ $V_{CC} = +5.0V$			$T_{amb} = -40^\circ C$ to $+85^\circ C$ $V_{CC} = +5.0V \pm 0.5V$			
			Min	Typ	Max	Min	Max		
f_{MAX}	Maximum clock frequency	1	150	200		150		ns	
t_{PLH} t_{PHL}	Propagation delay CP to Qn	1	2.2 3.1	3.4 3.8	5.7 6.6	2.2 3.1	6.2 7.1	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	3 4	1.2 2.7	3.2 4.3	4.7 6.2	1.2 2.7	5.2 6.7	ns	
t_{PHZ} t_{PZ}	Output disable time from High and Low level	3 4	2.5 2.0	3.5 2.9	6.0 6.0	2.5 2.0	6.5 6.5	ns	

Octal D-type flip-flop; positive-edge trigger (3-State)



74ABT374

AC SETUP REQUIREMENTSGND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V}$		Min		
			Typ	Max			
$t_s(H)$ $t_s(L)$	Setup time, High or Low Dn to CP	2	1.0	0.0	1.0	ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low Dn to CP	2	1.0	-0.1	1.0	ns	
$t_w(H)$ $t_w(L)$	CP pulse width High or Low	1	3.3	1.2	3.3	ns	
			3.3	1.3	3.3		

AC WAVEFORMS $V_M = 1.5\text{V}$, $V_{\text{IN}} = \text{GND to } 3.0\text{V}$ Waveform 1. Propagation Delay, Clock Input to Output,
Clock Pulse Width, and Maximum Clock Frequency

Waveform 2. Data Setup and Hold Times



Waveform 3. 3-State Output Enable Time to High Level
and Output Disable Time from High LevelWaveform 4. 3-State Output Enable Time to Low Level
and Output Disable Time from Low Level

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

Octal D-type flip-flop; positive-edge trigger (3-State)

74ABT374

TEST CIRCUIT AND WAVEFORM



SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open


DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns


**Octal D-type flip-flop; positive-edge trigger
(3-State)****74ABT374****SOT146-1 plastic dual in-line package; 20 leads (300 mil)**

Dimensions in mm

**Octal D-type flip-flop; positive-edge trigger
(3-State)**

74ABT374


SOT163-1 plastic small outline package; 20 leads; large body (SO20L)



Octal D-type flip-flop; positive-edge trigger
(3-State)

74ABT374

SOT339-1 plastic shrink small outline package; 28 leads; body width 5.3 mm.



**Octal D-type flip-flop; positive-edge trigger
(3-State)**

74ABT374

SOT360-1 plastic thin shrink small outline package; 20 leads; body width 4.4mm

