# **Signetics**

# 10192 Bus Driver

Quad Bus Driver Product Specification

#### **ECL Products**

#### DESCRIPTION

The 10192 contains four line drivers with complementary outputs. Each driver has a Data (Dn) input and shares an Enable (En) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K ECL input signals and provides a nominal signal of 800mV across a  $50\Omega$  load at each output collector. Outputs can drive higher values of load resistance, provided that the combination of IR drop and load return voltage VLR does not cause an output collector to go more negative than -2.4V with respect to V<sub>CC</sub>. To avoid output transistor breakdown, the load return voltage should not be more positive than +5.5V with respect to  $V_{CC}$ . When the  $\overline{E}_n$  input is HIGH, both output transistors of a driver are nonconducting. When not used, the En inputs, as well as the Dn inputs, may be left open.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (-IEE)
10192	3.0ns	110mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = GND$ ; $V_{EE} = -5.2V$ $T_A = -30^{\circ}C$ to $+85^{\circ}C$	
Plastic DIP	10192N	
Ceramic DIP	10192F	


#### PIN DESCRIPTION

PINS	DESCRIPTION
D <sub>0</sub> – D <sub>3</sub>	Data Inputs
E <sub>0</sub> , E <sub>1</sub>	Enable Inputs
$Q_0 - Q_3$ , $\overline{Q}_0 - \overline{Q}_3$	Data Outputs


#### PIN CONFIGURATION


# 

### LOGIC SYMBOL



10192





Basic driver operation  $V_{OH} = V_{T}$   $V_{OL} = V_{T} = 0.016$ . R<sub>L</sub> (typ.)

### **FUNCTION TABLE**

INPUTS		OUTPUTS						
INP	J15	Cur	rent	Voltage				
E	D	ā	Q	Q	O			
L	L	L	Н	Н	L			
L	н	Н	L	L	H			
Н	X	L	L	Н	H			

Positive Logic:

- H (Voltage) = HIGH state (the more positive voltage) = 1
  H (Current) = Output transistor not conducting (the least current flow)
  L (Voltage) = LOW state (the more negative voltage) = 0
  L (Current) = Output transistor conducting (the most current flow)

- X = Don't Care
- Z = High Impedance (Current source turned off)

Signetics ECL Products Product Specification

## Bus Driver 10192

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

	PARAMETER	10K ECL	UNIT		
VEE	Supply voltage	-8.0	V		
V <sub>IN</sub>	Input voltage (VIN should never be more nega	tive than V <sub>EE</sub> )	0 to V <sub>EE</sub>	V	
VT	Load termination voltage	I termination voltage			
.,	Outros velles - (et estlestes)	Max	+5.5	V	
Vo	Output voltage (at collector)	Min	-2.4	V	
TS	Storage temperature		-55 to +150	°C	
_	N-4	Ceramic package	+ 165	°C	
TJ	Maximum junction temperature	Plastic package	+ 150	°C	

### DC OPERATING CONDITIONS

	DADAMETED				10K ECL		
PARAMETER				Nom	Max	UNIT	
Vcc	Circuit ground		0	0	0	٧	
VEE	Supply voltage (negative)			-5.2		٧	
		T <sub>A</sub> = -30°C			-890	m۷	
VIH	HIGH level input voltage	T <sub>A</sub> = +25°C			-810	m∨	
		$T_A = +85^{\circ}C$	Min Nom 0 0 -5.2 -1205 -1105 -1035 -1890 -1850 -1825		-700	m۷	
		T <sub>A</sub> = -30°C	-1205			m۷	
VIHT	/IHT HIGH level input threshold voltage	$T_A = +25^{\circ}C$	-1105			m۷	
		T <sub>A</sub> = +85°C	-1035			mV	
		T <sub>A</sub> = -30°C			-1500	mV	
VILT	LOW level input threshold voltage	T <sub>A</sub> = +25°C			-1475	m۷	
		$T_A = +85^{\circ}C$		-1205 -1105 -1035 -1890 -1850 -1825	-1440	mV	
		T <sub>A</sub> = -30°C	-1890			mV	
VIL	LOW level input voltage $T_A = +25^{\circ}C$	-1850			m۷		
		-1825			mV		
TA	Operating ambient temperature		-30	+25	+85	°C	

NOTE:

When operating at V<sub>EE</sub> other than specified voltage (-5.2V), the DC and AC Characteristics will vary slightly from specified values. (See table of DC Characteristics)

# DC ELECTRICAL CHARACTERISTICS $V_{CC}$ = GND, $V_{EE}$ = -5.2V $\pm 0.010V$ , $T_A$ = -30°C to +85°C, output loading with 50 $\Omega$ to $V_T$ unless otherwise specified<sup>1, 3</sup>

PARAMETER		PARAMETER MIN TYP MAX				UNIT	TEST CONDITIONS <sup>2</sup>			
	Output	T <sub>A</sub> = -30°C			2.0	mA	For Q outputs, apply V <sub>ILmin</sub> to all inputs.			
ЮН	current	TA = +25°C			2.0	mA	For Q outputs, apply VILmin to En inputs			
	HIGH state	T <sub>A</sub> = +85°C			2.0	mA	with V <sub>IHmax</sub> applied to D <sub>n</sub> inputs.			
		T <sub>A</sub> = -30°C				mA	For Q outputs, apply V <sub>IHT</sub> to each D <sub>n</sub> input, one at a time, with V <sub>ILmin</sub> applied to			
<sup>1</sup> онт	Output threshold current HIGH state	T <sub>A</sub> = +25°C			2.0	mA	all other inputs. For $\overline{Q}$ outputs, apply $V_{ILT}$ to each $D_n$			
		T <sub>A</sub> = +85°C				mA	input, one at a time, with V <sub>ILmin</sub> applied to all other inputs.			
	Output threshold	T <sub>A</sub> = -30°C	13.5			mA	For Q outputs, apply $V_{ILT}$ to each $D_n$ input, one at a time, with $V_{ILmin}$ applied to			
IOLT	current LOW state	T <sub>A</sub> = +25°C	14			mA	all other inputs.  For O outputs, apply V <sub>IHT</sub> to each D <sub>n</sub>			
		T <sub>A</sub> = +85°C	14			mA	input, one at a time, with V <sub>ILmin</sub> applied to all other inputs.			
	Output	$T_A = -30$ °C	13.5		18	mA	For Q outputs, apply V <sub>IHmax</sub> to D <sub>n</sub> inputs			
IOL	current	T <sub>A</sub> = +25°C	14		18	mA	with VILmin applied to En inputs.			
	LOW state	T <sub>A</sub> = +85°C	14		19	mA	For Q outputs, apply V <sub>ILmin</sub> to all inputs.			
	Output leakage	T <sub>A</sub> = -30°C			300	μΑ				
łoz	current HIGH	T <sub>A</sub> = +25°C			300	μΑ	Apply V <sub>IHmax</sub> to all inputs.			
	impedance	$T_A = +85^{\circ}C$			300	μΑ				
	2	T <sub>A</sub> = -30°C			425	μΑ	Apply V <sub>IHmax</sub> to each input under			
l <sub>IH</sub>	HIGH level input current	T <sub>A</sub> = +25°C			265	μΑ	test, one at a time, with VILmin			
	riput current	T <sub>A</sub> = +85°C			265	μΑ	applied to all other inputs.			
		T <sub>A</sub> = -30°C	0.5			μА	Apply V <sub>ILmin</sub> to each input under			
l <sub>1</sub> L	LOW level input current	T <sub>A</sub> = +25°C	0.5			μА	test, one at a time, with ViHmax			
	inpot carront	T <sub>A</sub> = +85°C	0.3			μА	applied to all other inputs.			
	V <sub>EE</sub>	T <sub>A</sub> = -30°C			154	mA				
-IEE	supply	TA = +25°C		110	140	mA				
	current	T <sub>A</sub> = +85°C			154	mA				
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	HIGH level output voltage compensation			0.016		V/V				
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	LOW level output voltage compensation	T <sub>A</sub> = +25°C		0.250		V/V				
$\frac{\Delta V_{BB}}{\Delta V_{EE}}$	Reference bias voltage compensation			0.148		V/V				

### NOTES:


NOTES:
1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges
2. Conditions for testing shown in the tables are not necessarily worst case. For worst-case testing guidelines, refer to Section 3 Testing, DC Testing.
3. The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the


10192

## AC ELECTRICAL CHARACTERISTICS $V_{CC} = 0V$ (GND), $V_{EE} = -5.2V \pm 0.010V$ , $V_T = GND$ (0V)

DAGAMETER		T <sub>A</sub> =	30°C	T	A = + 25	°C	TA =	+ 85°C		
	PARAMETER	Min	Max	Min	Тур	Max	Min	Max	UNIT	TEST CONDITIONS
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $D_n$ to $Q_n$ , $\overline{Q}_n$	2.0 2.0	4.7 4.7	2.0 2.0	3.0 3.0	4.5 4.5	2.0 2.0	4.8 4.8	ns ns	Figs. 5, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay E <sub>n</sub> to Q <sub>n</sub> , Q <sub>n</sub>	2.5 2.5	6.3 6.3	2.5 2.5	3.5 3.5	6.0 6.0	2.5 2.5	6.6 6.6	ns ns	Figs. 6, 7, 8
t <sub>TLH</sub>	Transition time 20% to 80%, 80% to 20%	1.3 1.3	3.5 3.5	1.3 1.3	2.3 2.3	3.3 3.3	1.3 1.3	3.5 3.5	ns ns	Figs. 5, 6, 7, 8

### AC WAVEFORMS





10192

#### TEST CIRCUITS AND WAVEFORMS

