

10192 Bus Driver

Quad Bus Driver Product Specification

ECL Products

DESCRIPTION

The 10192 contains four line drivers with complementary outputs. Each driver has a Data (D_n) input and shares an Enable (\bar{E}_n) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K ECL input signals and provides a nominal signal of 800mV across a 50Ω load at each output collector. Outputs can drive higher values of load resistance, provided that the combination of IR drop and load return voltage VLR does not cause an output collector to go more negative than $-2.4V$ with respect to V_{CC} . To avoid output transistor breakdown, the load return voltage should not be more positive than $+5.5V$ with respect to V_{CC} . When the \bar{E}_n input is HIGH, both output transistors of a driver are nonconducting. When not used, the \bar{E}_n inputs, as well as the D_n inputs, may be left open.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT ($-I_{EE}$)
10192	3.0ns	110mA


ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = GND$; $V_{EE} = -5.2V$ $T_A = -30^\circ C$ to $+85^\circ C$
Plastic DIP	10192N
Ceramic DIP	10192F


PIN DESCRIPTION

PINS	DESCRIPTION
$D_0 - D_3$	Data Inputs
\bar{E}_0, \bar{E}_1	Enable Inputs
$Q_0 - Q_3, \bar{Q}_0 - \bar{Q}_3$	Data Outputs

PIN CONFIGURATION



LOGIC SYMBOL



Bus Driver

10192




Figure 3. Simplified Circuit Diagram




Figure 4. Logic Function

Basic driver operation
 VOH = VT
 VOL = VT - 0.018. RL (typ.)

FUNCTION TABLE

INPUTS		OUTPUTS			
		Current		Voltage	
E	D	\bar{Q}	Q	\bar{Q}	Q
L	L	L	H	H	L
L	H	H	L	L	H
H	X	L	L	H	H

Positive Logic:
 H (Voltage) = HIGH state (the more positive voltage) = 1
 H (Current) = Output transistor not conducting (the least current flow)
 L (Voltage) = LOW state (the more negative voltage) = 0
 L (Current) = Output transistor conducting (the most current flow)
 X = Don't Care
 Z = High Impedance (Current source turned off)

Bus Driver

10192

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

PARAMETER		10K ECL	UNIT
V_{EE}	Supply voltage	-8.0	V
V_{IN}	Input voltage (V_{IN} should never be more negative than V_{EE})	0 to V_{EE}	V
V_T	Load termination voltage	5.5	V
V_O	Output voltage (at collector)	Max	+5.5
		Min	-2.4
T_S	Storage temperature	-55 to +150	°C
T_J	Maximum junction temperature	Ceramic package	+165
		Plastic package	+150

DC OPERATING CONDITIONS

PARAMETER		10K ECL			UNIT
		Min	Nom	Max	
V_{CC}	Circuit ground	0	0	0	V
V_{EE}	Supply voltage (negative)		-5.2		V
V_{IH}	HIGH level input voltage	$T_A = -30^\circ\text{C}$		-890	mV
		$T_A = +25^\circ\text{C}$		-810	mV
		$T_A = +85^\circ\text{C}$		-700	mV
V_{IHT}	HIGH level input threshold voltage	$T_A = -30^\circ\text{C}$	-1205		mV
		$T_A = +25^\circ\text{C}$	-1105		mV
		$T_A = +85^\circ\text{C}$	-1035		mV
V_{ILT}	LOW level input threshold voltage	$T_A = -30^\circ\text{C}$		-1500	mV
		$T_A = +25^\circ\text{C}$		-1475	mV
		$T_A = +85^\circ\text{C}$		-1440	mV
V_{IL}	LOW level input voltage	$T_A = -30^\circ\text{C}$	-1890		mV
		$T_A = +25^\circ\text{C}$	-1850		mV
		$T_A = +85^\circ\text{C}$	-1825		mV
T_A	Operating ambient temperature	-30	+25	+85	°C

NOTE:

When operating at V_{EE} other than specified voltage (-5.2V), the DC and AC Characteristics will vary slightly from specified values. (See table of DC Characteristics)

Bus Driver

10192

DC ELECTRICAL CHARACTERISTICS $V_{CC} = GND$, $V_{EE} = -5.2V \pm 0.010V$, $T_A = -30^\circ C$ to $+85^\circ C$, output loading with 50Ω to V_I unless otherwise specified^{1, 3}

PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS ²
I_{OH}	Output current HIGH state	$T_A = -30^\circ C$		2.0	mA	For \bar{Q} outputs, apply V_{ILmin} to all inputs. For Q outputs, apply V_{ILmin} to \bar{E}_n inputs with V_{IHmax} applied to D_n inputs.
		$T_A = +25^\circ C$		2.0	mA	
		$T_A = +85^\circ C$		2.0	mA	
I_{OHT}	Output threshold current HIGH state	$T_A = -30^\circ C$			mA	For Q outputs, apply V_{IHT} to each D_n input, one at a time, with V_{ILmin} applied to all other inputs. For \bar{Q} outputs, apply V_{ILT} to each D_n input, one at a time, with V_{ILmin} applied to all other inputs.
		$T_A = +25^\circ C$		2.0	mA	
		$T_A = +85^\circ C$			mA	
I_{OLT}	Output threshold current LOW state	$T_A = -30^\circ C$	13.5		mA	For Q outputs, apply V_{ILT} to each D_n input, one at a time, with V_{ILmin} applied to all other inputs. For \bar{Q} outputs, apply V_{IHT} to each D_n input, one at a time, with V_{ILmin} applied to all other inputs.
		$T_A = +25^\circ C$	14		mA	
		$T_A = +85^\circ C$	14		mA	
I_{OL}	Output current LOW state	$T_A = -30^\circ C$	13.5	18	mA	For \bar{Q} outputs, apply V_{IHmax} to D_n inputs with V_{ILmin} applied to \bar{E}_n inputs. For Q outputs, apply V_{ILmin} to all inputs.
		$T_A = +25^\circ C$	14	18	mA	
		$T_A = +85^\circ C$	14	19	mA	
I_{OZ}	Output leakage current HIGH impedance	$T_A = -30^\circ C$		300	μA	Apply V_{IHmax} to all inputs.
		$T_A = +25^\circ C$		300	μA	
		$T_A = +85^\circ C$		300	μA	
I_{IH}	HIGH level input current	$T_A = -30^\circ C$		425	μA	Apply V_{IHmax} to each input under test, one at a time, with V_{ILmin} applied to all other inputs.
		$T_A = +25^\circ C$		265	μA	
		$T_A = +85^\circ C$		265	μA	
I_{IL}	LOW level input current	$T_A = -30^\circ C$	0.5		μA	Apply V_{ILmin} to each input under test, one at a time, with V_{IHmax} applied to all other inputs.
		$T_A = +25^\circ C$	0.5		μA	
		$T_A = +85^\circ C$	0.3		μA	
$-I_{EE}$	V_{EE} supply current	$T_A = -30^\circ C$		154	mA	
		$T_A = +25^\circ C$		110 140	mA	
		$T_A = +85^\circ C$		154	mA	
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	HIGH level output voltage compensation	$T_A = +25^\circ C$		0.016	V/V	
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	LOW level output voltage compensation			0.250	V/V	
$\frac{\Delta V_{BB}}{\Delta V_{EE}}$	Reference bias voltage compensation			0.148	V/V	

NOTES:

1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges
2. Conditions for testing shown in the tables are not necessarily worst case. For worst-case testing guidelines, refer to Section 3 Testing, DC Testing.
3. The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the printed circuit board.





Bus Driver

10192

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 0V$ (GND), $V_{EE} = -5.2V \pm 0.010V$, $V_T = GND$ (0V)

PARAMETER	$T_A = 30^\circ C$		$T_A = +25^\circ C$			$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	2.0 2.0	4.7 4.7	2.0 2.0	3.0 3.0	4.5 4.5	2.0 2.0	4.8 4.8	ns ns	Figs. 5, 7, 8
t_{PLH} t_{PHL}	2.5 2.5	6.3 6.3	2.5 2.5	3.5 3.5	6.0 6.0	2.5 2.5	6.6 6.6	ns ns	Figs. 6, 7, 8
t_{TLH} t_{THL}	1.3 1.3	3.5 3.5	1.3 1.3	2.3 2.3	3.3 3.3	1.3 1.3	3.5 3.5	ns ns	Figs. 5, 6, 7, 8

AC WAVEFORMS



Bus Driver

10192

TEST CIRCUITS AND WAVEFORMS




Figure 7. AC Test Circuit for 10192




Figure 8. Input Pulse Definition