

10136 Universal Counter

Universal Hexadecimal Counter
Product Specification

ECL Products

DESCRIPTION

The 10136 is a high-speed Hexadecimal Synchronous Counter that can count up, count down, preset, or stop count at frequencies exceeding 100MHz. The operation mode of the counter is programmed by three control lines (S_0 , S_1 , and CP) as can be seen in the function select table. In the preset mode (loading step), a clock pulse is needed for the information present on the data inputs (D_0 , D_1 , D_2 , and D_3) to be entered into the counter. \bar{C}_{out} goes LOW on the terminal count, or when the counter is being preset.

The counter changes state only on the positive-going edge of the clock, so at any other time any other input may change without any result (except for \bar{C}_{out}).

This binary counter can be used in many applications, such as in computing for high-speed control processors and peripheral controllers. Unused inputs must be tied LOW to V_{IL} or V_{EE} .

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (-I _{EE})
10136	3.3ns	120mA


ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC1} = V_{CC2} = GND$; $V_{EE} = -5.2V$ $T_A = -30^\circ C$ to $+85^\circ C$
Plastic DIP	10136N
Ceramic DIP	10136F


PIN DESCRIPTION

PINS	DESCRIPTION
$D_0 - D_3$	Data Inputs
CP	Clock Input
\bar{C}_{in}	Carry-in Input
S_0, S_1	Select Inputs
\bar{C}_{out}	Carry-out Output
$Q_0 - Q_3$	Data Outputs

PIN CONFIGURATION



LOGIC SYMBOL



Universal Counter

10136




Figure 3. Logic Diagram

LD04415

FUNCTION SELECT TABLE

S ₀	S ₁	OPERATING MODE
L	L	Preset (program)
L	H	Increment (count up)
H	L	Decrement (count down)
H	H	Hold (stop count)

Positive Logic:
 H = HIGH state (the more positive voltage) = 1
 L = LOW state (the less positive voltage) = 0
 X = Don't Care

SEQUENTIAL FUNCTION TABLE

INPUTS								OUTPUTS				
S ₀	S ₁	D ₀	D ₁	D ₂	D ₃	C _{IN}	CP	Q ₀	Q ₁	Q ₂	Q ₃	C _{OUT}
L	L	L	L	H	H	X	H	L	L	H	H	L
L	H	X	X	X	X	L	H	H	L	H	H	H
L	H	X	X	X	X	L	H	L	H	H	H	H
L	H	X	X	X	X	H	L	H	H	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H
H	H	X	X	X	X	X	H	H	H	H	H	H
L	L	H	H	L	L	X	H	H	H	L	L	L
H	L	X	X	X	X	L	H	L	H	L	L	H
H	L	X	X	X	X	L	H	H	L	L	L	H
H	L	X	X	X	X	L	H	L	L	L	L	L
H	L	X	X	X	X	L	H	H	H	H	H	H

6

Universal Counter

10136

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

PARAMETER		10K ECL	UNIT
V_{EE}	Supply voltage	-8.0	V
V_{IN}	Input voltage (V_{IN} should never be more negative than V_{EE})	0 to V_{EE}	V
I_O	Output source current	-50	mA
T_S	Storage temperature	-55 to +150	°C
T_J	Maximum junction temperature	Ceramic package	+165
		Plastic package	+150

DC OPERATING CONDITIONS

PARAMETER		10K ECL			UNIT
		Min	Nom	Max	
V_{CC1}, V_{CC2}	Circuit ground	0	0	0	V
V_{EE}	Supply voltage (negative)		-5.2		V
V_{IH}	HIGH level input voltage	$T_A = -30^\circ\text{C}$		-890	mV
		$T_A = +25^\circ\text{C}$		-810	mV
		$T_A = +85^\circ\text{C}$		-700	mV
V_{IHT}	HIGH level input threshold voltage	$T_A = -30^\circ\text{C}$	-1205		mV
		$T_A = +25^\circ\text{C}$	-1105		mV
		$T_A = +85^\circ\text{C}$	-1035		mV
V_{ILT}	LOW level input threshold voltage	$T_A = -30^\circ\text{C}$		-1500	mV
		$T_A = +25^\circ\text{C}$		-1475	mV
		$T_A = +85^\circ\text{C}$		-1440	mV
V_{IL}	LOW level input voltage	$T_A = -30^\circ\text{C}$	-1890		mV
		$T_A = +25^\circ\text{C}$	-1850		mV
		$T_A = +85^\circ\text{C}$	-1825		mV
T_A	Operating ambient temperature	-30	+25	+85	°C

NOTE:

When operating at V_{EE} other than specified voltage (-5.2V), the DC and AC Characteristics will vary slightly from specified values. (See table of DC Characteristics)

Universal Counter

10136

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -5.2\text{V} \pm 0.010\text{V}$, $T_A = -30^\circ\text{C}$ to $+85^\circ\text{C}$, output loading with 50Ω to $-2.0\text{V} \pm 0.010\text{V}$ unless otherwise specified^{1,3}

PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS ²	
V_{OH}	HIGH level output voltage	$T_A = -30^\circ\text{C}$	-1060	-890	mV	Apply V_{IHmax} to all inputs.	
		$T_A = +25^\circ\text{C}$	-960	-810	mV		
		$T_A = +85^\circ\text{C}$	-890	-700	mV		
V_{OHT}	HIGH level output threshold voltage	$T_A = -30^\circ\text{C}$	-1080		mV	Apply V_{IHT} to each input, one at a time, with V_{IHmax} applied to all other inputs.	
		$T_A = +25^\circ\text{C}$	-980		mV		
		$T_A = +85^\circ\text{C}$	-910		mV		
V_{OLT}	LOW level output threshold voltage	$T_A = -30^\circ\text{C}$		-1655	mV	Apply V_{IHT} to S_0 input with V_{IHmax} applied to CP input and V_{ILmin} applied to all other inputs.	
		$T_A = +25^\circ\text{C}$		-1630	mV		
		$T_A = +85^\circ\text{C}$		-1595	mV		
V_{OL}	LOW level output voltage	$T_A = -30^\circ\text{C}$	-1890	-1675	mV	Apply V_{IHmax} to S_0 and CP inputs with V_{ILmin} applied to all other inputs.	
		$T_A = +25^\circ\text{C}$	-1850	-1650	mV		
		$T_A = +85^\circ\text{C}$	-1825	-1615	mV		
I_{IH}	D_n inputs	$T_A = -30^\circ\text{C}$		350	μA	Apply V_{IHmax} to each input under test, one at a time, with V_{ILmin} applied to all other inputs.	
		$T_A = +25^\circ\text{C}$		220	μA		
		$T_A = +85^\circ\text{C}$		220	μA		
	S_1 input	$T_A = -30^\circ\text{C}$		425	μA		
		$T_A = +25^\circ\text{C}$		265	μA		
		$T_A = +85^\circ\text{C}$		265	μA		
	S_0, C_{in} inputs	$T_A = -30^\circ\text{C}$		390	μA		
		$T_A = +25^\circ\text{C}$		245	μA		
		$T_A = +85^\circ\text{C}$		245	μA		
	CP input	$T_A = -30^\circ\text{C}$		460	μA		Apply V_{IHmax} to CP input with V_{ILmin} applied to all other inputs.
		$T_A = +25^\circ\text{C}$		290	μA		
		$T_A = +85^\circ\text{C}$		290	μA		
I_{IL}	LOW level input current	$T_A = -30^\circ\text{C}$	0.5		μA	Apply V_{ILmin} to each input under test, one at a time, with V_{IHmax} applied to all other inputs.	
		$T_A = +25^\circ\text{C}$	0.5		μA		
		$T_A = +85^\circ\text{C}$	0.3		μA		
$-I_{EE}$	V_{EE} supply current	$T_A = -30^\circ\text{C}$		165	mA		
		$T_A = +25^\circ\text{C}$	120	150	mA		
		$T_A = +85^\circ\text{C}$		165	mA		

Universal Counter

10136

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS ²
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$ HIGH level output voltage compensation	$T_A = +25^\circ\text{C}$		0.016		V/V	
			0.250		V/V	
$\frac{\Delta V_{BB}}{\Delta V_{EE}}$ Reference bias voltage compensation			0.148		V/V	

NOTES:

- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst-case testing guidelines, refer to Section 3 Testing, DC Testing.
- The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the printed circuit board. Test voltage values are given in the DC Operating Conditions and defined in Figure 4.




Figure 4. Transfer Characteristics



Universal Counter

10136

AC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = +2.0V \pm 0.010V$, $V_{EE} = -3.2V \pm 0.010V$




PARAMETER	$T_A = -30^\circ C$		$T_A = +25^\circ C$			$T_A = +85^\circ C$		UNIT	TEST CONDITIONS
	Min	Max	Min	Typ	Max	Min	Max		
f_{MAX} Maximum clock frequency	125		125	150		125		MHz	Figs. 5, 10, 11
t_{PLH} Propagation delay CP to Q_n	1.7	4.8	1.7	3.3	4.5	1.7	5.0	ns	Figs. 5, 6, 7, 10, 11
t_{PHL} Propagation delay CP to \bar{C}_{OUT}	2.0	10.9	2.5	7.0	10.5	2.4	11.5	ns	
t_{PLH} Propagation delay \bar{C}_{IN} to \bar{C}_{OUT}	1.6	7.4	1.6	5.0	6.9	1.9	7.5	ns	Figs. 8, 10, 11
t_s Setup time D_n to CP	3.5		3.5			3.5		ns	
t_h Hold time D_n to CP	0.0		0.0			0.0		ns	Figs. 9, 10, 11
t_s Setup time S_n to CP	7.5		7.5			7.5		ns	
t_h Hold time S_n to CP	-2.5		-2.5			-2.5		ns	Figs. 5, 6, 7, 10, 11
t_s Setup time \bar{C}_{IN} to CP CP to \bar{C}_{IN}	4.5		3.7			4.5		ns	
t_h Hold time CP to \bar{C}_{IN} \bar{C}_{IN} to CP	-1.6		-1.6			-1.6		ns	
t_{TLH} Transition time t_{THL} 20% to 80%, 80% to 20%	0.9	3.3	1.1	2.0	3.3	1.1	3.5	ns	
	0.9	3.3	1.1	2.0	3.3	1.1	3.5	ns	

AC WAVEFORMS



Universal Counter

10136



Universal Counter

10136

TEST CIRCUITS AND WAVEFORMS




Figure 10. Test Circuit




Figure 11. Input Pulse Definition