

100151 Flip-Flop

Hex D-Type Master-Slave Flip-Flop Product Specification

ECL Products

DESCRIPTION

The 100151 contains six flip-flops with complement and data outputs, a master reset (MR) and a pair of common clock inputs. Data enter the flip-flop on the LOW-to-HIGH transition of one of two clock inputs.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (-I _{EE})
100151	1.7ns	137mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC1} = V _{CC2} = GND; V _{EE} = -4.2V to -4.8V T _A = 0°C to +85°C
Ceramic DIP	100151F
Ceramic Flat Pack	100151Y

PIN DESCRIPTION

PINS	DESCRIPTION
D ₀ - D ₄	Data Inputs
CP _A , CP _B	Common Clock Inputs
MR	Master Reset Input
Q ₀ - Q ₄	Data Outputs
\bar{Q}_0 - \bar{Q}_4	Complementary Data Outputs

PIN CONFIGURATION




Figure 1

LOGIC SYMBOL





Figure 2

Flip-Flop

100151

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS				OUTPUTS	
D	CP _a	CP _b	R	\bar{Q}	Q
H	L	↑	L	L	H
L	L	↑	L	H	L
L	↑	L	L	L	H
L	↑	L	L	H	L
X	X	H	L	No change	
X	H	X	L	No change	
X	X	X	H	H	L
X	L	L	L	No change	

Positive Logic:

H = HIGH state (more positive voltage) = 1

L = LOW state (less positive voltage) = 0

X = Don't Care

↑ = LOW-to-HIGH transition.

Flip-Flop

100151

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

PARAMETER		100K ECL	UNIT
V_{EE}	Supply voltage ($V_{CC1} = V_{CC2} = \text{GND}$)	-7.0 to 0	V
V_{IN}	Input voltage (V_{IN} should never be more negative than V_{EE})	V_{EE} to +0.5	V
I_O	Output source current	-55	mA
T_S	Storage temperature	-65 to +150	°C
T_J	Maximum junction temperature	+150	°C

DC OPERATING CONDITIONS

PARAMETER		100K ECL			UNIT	
		Min	Nom	Max		
V_{CC1}, V_{CC2}	Circuit ground	0	0	0	V	
V_{EE}	Supply voltage (negative)	-4.2	-4.5	-4.8	V	
V_{EE}	Supply voltage (negative) when operating with 10K ECL family			-5.7	V	
V_{IH}	HIGH level input voltage	$V_{CC1} = V_{CC2} = \text{GND}$	-1165	$V_{EE} = -4.2\text{V}$	-880	mV
				$V_{EE} = -4.5\text{V}$		
				$V_{EE} = -4.8\text{V}$		
V_{IHT}	HIGH level input threshold voltage	$V_{CC1} = V_{CC2} = \text{GND}$	-1165	$V_{EE} = -4.2\text{V}$		mV
				$V_{EE} = -4.5\text{V}$		
				$V_{EE} = -4.8\text{V}$		
V_{ILT}	LOW level input threshold voltage	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$		$V_{EE} = -4.2\text{V}$	-1475	mV
				$V_{EE} = -4.5\text{V}$		
				$V_{EE} = -4.8\text{V}$		
V_{IL}	LOW level input voltage	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$	-1810	$V_{EE} = -4.2\text{V}$	-1475	mV
				$V_{EE} = -4.5\text{V}$		
				$V_{EE} = -4.8\text{V}$		
T_A	Operating ambient temperature	0	+25	+85	°C	

NOTE:
When operating at other than specified voltages (-4.2V, -4.5V, -4.8V) DC & AC Characteristics will vary slightly from specified values.

Flip-Flop

100151

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -4.2\text{V} \pm 0.010\text{V}$ to $-4.8\text{V} \pm 0.010\text{V}$, $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$
 unless otherwise specified^{1,3}


PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS ²	
V_{OH}	HIGH level output voltage	$V_{EE} = -4.2\text{V}$	-1025		-870	mV	$V_{IN} = V_{IHmax}$ or $V_{IN} = V_{ILmin}$
		$V_{EE} = -4.5\text{V}$	-1025	-955	-880	mV	
		$V_{EE} = -4.8\text{V}$	-1035		-880	mV	
V_{OHT}	HIGH level output threshold voltage	$V_{EE} = -4.2\text{V}$	-1035			mV	$V_{IN} = V_{IHmin}$ or $V_{IN} = V_{ILmax}$
		$V_{EE} = -4.5\text{V}$	-1035			mV	
		$V_{EE} = -4.8\text{V}$	-1045			mV	
V_{OLT}	LOW level output threshold voltage	$V_{EE} = -4.2\text{V}$			-1590	mV	$V_{IN} = V_{IHmin}$ or $V_{IN} = V_{ILmax}$
		$V_{EE} = -4.5\text{V}$			-1610	mV	
		$V_{EE} = -4.8\text{V}$			-1610	mV	
V_{OL}	LOW level output voltage	$V_{EE} = -4.2\text{V}$	-1810		-1600	mV	$V_{IN} = V_{IHmax}$ or $V_{IN} = V_{ILmin}$
		$V_{EE} = -4.5\text{V}$	-1810	-1705	-1820	mV	
		$V_{EE} = -4.8\text{V}$	-1830		-1820	mV	
I_{IH}	HIGH level input current	R			450	μA	$V_{IN} = V_{IHmax}$
		D_n			225	μA	
		CP_a, CP_b			520	μA	
I_{IL}	LOW level input current	0.5			μA	$V_{IN} = V_{ILmin}$	
$-I_{EE}$	V_{EE} supply current	98	137	210	mA	Inputs open	
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	HIGH level output voltage compensation	$V_{EE} = -4.2\text{V}$ $T_A = +25^\circ\text{C}$			0.035	V/V	
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	LOW level output voltage compensation				0.070	V/V	

NOTES:

- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to Section 3 Testing, DC Testing.
- The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the printed circuit board. Test voltage values are given in the DC Operating Conditions and defined in Figure 4.

Flip-Flop

100151



AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -4.2V \pm 0.010V$ to $-4.8V \pm 0.010V$

PARAMETER	$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
f_{max} Toggle frequency	375		375		375		MHz	Figs. 4, 8, 9
t_{PLH} Propagation delay CP_a, CP_b to Q_n	0.80	2.20	0.80	2.20	0.90	2.40	ns	Figs. 4, 7, 9
t_{PHL} Propagation delay MR to Q_n	0.80	2.20	0.80	2.20	0.90	2.40	ns	
t_{PLH} Propagation delay MR to Q_n	1.20	2.90	1.30	3.00	1.20	3.10	ns	Figs. 4, 7, 9
t_{PHL} Propagation delay MR to Q_n	1.20	2.90	1.30	3.00	1.20	3.10	ns	
t_{TLH} Transition time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figs. 4, 7, 9
t_{THL} Transition time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.60	0.45	1.70	ns	
t_s Setup time D_n to CP_n	0.95		0.90		0.95		ns	Figs. 6, 9
t_h Hold time D_n to CP_n	0.70		0.70		0.70		ns	
t_r Release time MR to CP_n	2.30		2.30		2.30		ns	Figs. 5, 9
$t_w(H)$ Pulse width CP_a, CP_b, MR	2.50		2.50		2.50		ns	Figs. 4, 5, 9

Flip-Flop

100151

AC ELECTRICAL CHARACTERISTICS

Ceramic DIP $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -5.2V \pm 5\%$

PARAMETER	$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
f_{max} Toggle frequency	375		375		375		MHz	Figs. 5, 9, 10
t_{PLH} Propagation delay t_{PHL} CP_a, CP_b to Q_n	0.80 0.80	2.20 2.20	0.80 0.80	2.20 2.20	0.90 0.90	2.40 2.40	ns ns	Figs. 5, 8, 10
t_{PLH} Propagation delay t_{PHL} MR to Q_n	1.20 1.20	2.90 2.90	1.30 1.30	3.00 3.00	1.20 1.20	3.10 3.10	ns ns	Figs. 5, 8, 10
t_{TLH} Transition time t_{THL} 20% to 80%, 80% to 20%	0.45 0.45	1.70 1.70	0.45 0.45	1.60 1.60	0.45 0.45	1.70 1.70	ns ns	Figs. 5, 8, 10
t_s Setup time D_n to CP_n	0.95		0.90		0.95		ns	Figs. 7, 10
t_h Hold time D_n to CP_n	0.70		0.70		0.70		ns	
t_r Release time MR to CP_n	2.30		2.30		2.30		ns	Figs. 6, 10
$t_w(\text{H})$ Pulse width CP_a, CP_b, MR	2.50		2.50		2.50		ns	Figs. 5, 6, 10

Flat Pack $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -4.2V \pm 0.010V$ to $-4.8V \pm 0.010V$

PARAMETER	$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
f_{max} Toggle frequency	375		375		375		MHz	Figs. 5, 7, 10
t_{PLH} Propagation delay t_{PHL} CP_a, CP_b to Q_n	0.80 0.80	2.00 2.00	0.80 0.80	2.00 2.00	0.90 0.90	2.20 2.20	ns ns	Figs. 5, 8, 10
t_{PLH} Propagation delay t_{PHL} MR to Q_n	1.20 1.20	2.70 2.70	1.30 1.30	2.80 2.80	1.20 1.20	2.90 2.90	ns ns	Figs. 5, 8, 10
t_{TLH} Transition time t_{THL} 20% to 80%, 80% to 20%	0.45 0.45	1.70 1.70	0.45 0.45	1.60 1.60	0.45 0.45	1.70 1.70	ns ns	Figs. 5, 8, 10
t_s Setup time D_n to CP_n	0.75		0.70		0.75		ns	Figs. 7, 10
t_h Hold time D_n to CP_n	0.60		0.60		0.60		ns	
t_r Release time MR to CP_n	2.20		2.20		2.50		ns	Figs. 6, 10
$t_w(\text{H})$ Pulse width CP_a, CP_b, MR	2.50		2.50		2.50		ns	Figs. 5, 6, 10

Flip-Flop

100151

AC ELECTRICAL CHARACTERISTICS


Flat Pack $V_{CC1} = V_{CC2} = \text{GND}$, $V_{EE} = -5.2\text{V} \pm 5\%$

PARAMETER		$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
		Min	Max	Min	Max	Min	Max		
f_{max}	Toggle frequency	375		375		375		MHz	Figs. 5, 9, 10
t_{PLH}	Propagation delay CP_a, CP_b to Q_n	0.80	2.00	0.80	2.00	0.90	2.20	ns	Figs. 5, 8, 10
t_{PHL}		0.80	2.00	0.80	2.00	0.90	2.20	ns	
t_{PLH}	Propagation delay MR to Q_n	1.20	2.70	1.30	2.80	1.20	2.90	ns	Figs. 5, 8, 10
t_{PHL}		1.20	2.70	1.30	2.80	1.20	2.90	ns	
t_{TLH}	Transition time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figs. 5, 8, 10
t_{THL}		0.45	1.70	0.45	1.60	0.45	1.70	ns	
t_s	Setup time D_n to CP_n	0.75		0.70		0.75		ns	Figs. 7, 10
t_h	Hold time D_n to CP_n	0.60		0.60		0.60		ns	
t_r	Release time MR to CP_n	2.20		2.20		2.50		ns	Figs. 6, 10
$t_w(\text{H})$	Pulse width CP_a, CP_b, MR	2.50		2.50		2.50		ns	Figs. 5, 6, 10

Flip-Flop


100151

AC WAVEFORMS




WF 125905

Figure 5. Propagation Delay for Clock to Outputs and Transition Time



WF 126005

Figure 6. Propagation Delay for Sets and Resets to Outputs



WF 126103

Figure 7. Data Setup and Hold Time

Flip-Flop

100151

TEST CIRCUITS AND WAVEFORMS




Figure 5. AC Test Circuit

Flip-Flop

100151




Figure 9. Toggle Frequency Test Circuit




Figure 10. Input Pulse Definition